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Abstract 
Advancements in technology have enabled the integration of a great amount of 
processor cores on a single silicon die, known as multi-core systems. Quite a few 
commercial designs have been launched into market in recent years, for example, 
nVidia 128-core GeForce 8800 GPU [77] and ARMll PrimeXsys platform [7]. 
Some research groups even predicted that thousand-core processors would be com-
mercialized in next decade. When we rejoice in the admirable functionality and 
performance provided by these products, the ever-shrinking feature size is subtly 
undermining this apparent flourish, posting serious challenges to the silicon inte-
grated circuit (IC) community. 
The ever-increasing on-chip power and temperature density has significantly 
accelerated the aging effect induced by permanent failure mechanisms of state-of-
the-art IC products and hence dramatically shortened products' service life. Thus, 
it becomes a challenging task for designers to meet multi-core chips' lifetime re-
liability requirement. This is not a trivial task: because the aging rate depends 
on operational temperature, supply voltage, and operational frequency, almost all 
design-stage decisions and even the system workload affect the reliability stress on 
processor cores. Needless to say, efficient stress estimation is urgently required by 
designers. Unfortunately, there is neither natural way nor well-accepted literature 
on this issue. 
To tackle this problem, we develop a comprehensive mathematical model that 
i 
enables us to achieve general closed-form expression of multi-core system service 
life. With this model, we then build an efficient yet accurate simulation framework, 
named Agesim, for evaluating the lifetime reliability of processor-based system-
on-chips (SoCs). Different from previous works, AgeSim traces the reliability-
related usage strategy over much shorter time duration without sacrificing the ac-
curacy much. In addition, the wear-out effect induced by failure mechanisms can 
be modeled with arbitrary failure distributions in AgeSim, avoiding the inaccuracy 
induced by constant failure rate assumption. Multiple case studies are conducted 
to demonstrate the flexibility and effectiveness of the proposed methodology. Se-
quentially, the ideas behind the proposed model and simulation framework are 
applied onto the task allocation and scheduling problem for multi-core embedded 
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This thesis includes, but is not limited to, my research work in the past three years 
that have been published in conference proceedings and journals. Because of the 
space limitation, this thesis does not cover the basic concepts in probability theory 
and basic failure models. Interested readers can refer to [106] for a more mathe-
matical text and [34] for an introduction to reliability engineering. 
The thesis consists of three parts. The first part covers the lifetime reliability 
modeling of multi-core systems. Chapter 2 builds the mathematical foundation 
of entire thesis. I therefore highly recommend covering this chapter - through 
Section 2.5, at least — to achieve better understanding of multi-core systems. 
The second part is concerned with the simulation framework that is used to 
evaluate the lifetime reliability of various systems. Chapter 3 targets a key issue in 
reliability engineering, that is, the gap between theoretical modeling and real world 
applications. The proposed framework AgeSim enables an efficient yet accurate 
evaluation of single- or multi-core systems with any dynamic power management 
(DPM) or dynamic thermal management (DTM) policies, application flow char-
1 
CHAPTER 1. INTRODUCTION 2 
acteristics, and even task allocation algorithms. We then develop an application 
of AgeSim in Chapter 4 and show some interesting observations in experimental 
results, emphasizing the impact of redundancy schemes on system lifetime relia-
bility. I recommend reading Chapter 3 because of its importance for the subject 
and then selecting sections from Chapter 4 according to time and interests. 
The third part brings the mathematical model and simulation framework into an 
real world application: task allocation and scheduling for multiprocessor system-
on-chips (MPSoCs). Chapter 5，6，and 7 explicitly bring the lifetime reliability of 
MPSoCs into the task allocation and scheduling process, each targeting a specific 
optimization objective under a specific set of constraints. The proposed solutions 
varies according to the characteristics of problems. Among these three chapters. 
Chapter 5 is the first comprehensive work on this topic and hence deserves the 
highest reading priority. 
Every chapter in this thesis is largely self-contained. One can read any chapter 
without going through previous chapters beforehand. Yet I need to note that the 
notations defined in each chapter is applicable for that chapter only. 
Lifetime reliability modeling part includes the following publications: 
• Lin Huang and Qiang Xu, "Lifetime Reliability for Load-Sharing Redun-
dant Systems with Arbitrary Failure Distributions", IEEE Transactions on 
Reliability, vol. 59, no. 2, pp. 319 - 330, Jun. 2010. 
• Lin Huang and Qiang Xu, "On Modeling the Lifetime Reliability of Homo-
geneous Manycore Systems", Proc. Pacific Rim International Symposium 
on Dependable Computing (PRDC), pp. 87 - 94, Dec. 2008. 
Simulation framework part includes: 
• Lin Huang and Qiang Xu, "AgeSim: A Simulation Framework for Evalu-
ating the Lifetime Reliability of Processor-Based SoCs", Proc. IEEE/ACM 
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Design, Automation, and Test in Europe (DATE), pp. 51 - 56, Mar. 2010. 
(Best Paper Nomination) 
• Lin Huang and Qiang Xu, "Characterizing the Lifetime Reliability of Many-
core Processors with Core-Level Redundancy", accepted for publication in 
Proc. IEEE/ACM International Conference on Computer-Aided Design (IC-
CAD)，Nov. 2010. (Best Paper Nomination) 
Applications of lifetime reliability enhancement part includes: 
• Lin Huang, Rong Ye and Qiang Xu, "Customer-Aware Task Allocation 
and Scheduling for Multi-Mode MPSoCs", accepted for publication in Proc. 
ACM/IEEE Design Automation Conference (DAC), Jim. 2011. 
• Lin Huang and Qiang Xu, ‘‘Energy-Efficient Task Allocation and Schedul-
ing for Multi-Mode MPSoCs under Lifetime Reliability Constraint", ac-
cepted for publication in Proc. IEEE/ACM Design, Automation, and Test 
in Europe (DATE), pp. 1584 - 1589, Mar. 2010. 
• Lin Huang, Feng Yuan and Qiang Xu, "Lifetime Reliability-Aware Task Al-
location and Scheduling for MPSoC Platforms", Proc. IEEE/ACM Design, 
Automation, and Test in Europe (DATE), pp. 51 -56 , Apr. 2009. 
Apart from the above articles, there are many publications that will not be 
touched in this thesis, including: 
• Lin Huang and Qiang Xu, "Yield Analysis and Redundancy Allocation for 
Multi-core Chips", not submitted yet. 
• Lin Huang and Qiang Xu, "Asymmetry-Aware Processor Allocation for 
NoC-Based Chip Multiprocessors", not submitted yet. 
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• Lin Huang and Qiang Xu, "Economic Analysis of Testing Homogeneous 
Many-core Chips", IEEE Transactions on Computer-Aided Design of Inte-
grated Circuits and Systems, vol. 29, no. 8，pp. 1257 - 1270, Aug. 2010. 
• Lin Huang and Qiang Xu, “Performance Yield-Driven Task Allocation and 
Scheduling for MPSoCs under Process Variation", Proc. ACM/IEEE Design 
Automation Conference (DAC), pp. 326 - 331, Jun. 2010. 
• Lin Huang, Feng Yuan and Qiang Xu, "On Reliable Modular Testing with 
Vulnerable Test Access Mechanisms", Proc. ACM/IEEE Design Automa-
tion Conference (DAC), pp. 834 - 839, Jun. 2008. 
• Lin Huang and Qiang Xu, “Test Economics for Homogeneous Many-core 
Systems", Proc. International Test Conference (ITC), Paper 12.3，Nov. 2009. 
• Lin Huang and Qiang Xu, “Is It Cost-Effective to Achieve Very High Fault 
Coverage for Testing Homogeneous SoCs with Core-Level Redundancy?", 
Proc. International Test Conference (ITC), Oct. 2008. 
• Li Jiang, Lin Huang and Qiang Xu, "Test Architecture Design and Opti-
mization for Three-Dimensional SoCs" Proc. IEEE/ACM Design, Automa-
tion, and Test in Europe (DATE), pp. 220 - 225, Apr. 2009. 
• Feng Yuan, Lin Huang and Qiang Xu, "Re-Examining the Use of Network-
on-Chip as Test Access Mechanism", Proc. IEEE/ACM Design, Automa-
tion, and Test in Europe (DATE), pp. 808 - 811, Mar. 2008. 
• Yubin Zhang，Lin Huang, Feng Yuan and Qiang Xu, "Test Pattern Selec-
tion for Potentially Harmful Open Defects in Power Distribution Networks", 
Proc. IEEE Asian Test Symposium (ATS), pp. 460 - 465，Nov. 2009. 
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1.2 Background 
You may have noticed that we are entering the multi-core era, which is charac-
terized by the integration of a great amount of processor cores on a single silicon 
die. There is an ever-increasing influx of multi-core designs that are built in recent 
years into our vision and commercial market. Examples include Tilera 64-core 
TILE64 processor [11], nVidia 128-core GeForce 8800 GPU [77], Cisco 192-core 
Metro network processor [25], and Intel 80-core teraflop processor [108]. Most of 
these designs employ core-level redundancy (in addition to module-level redun-
dancy) to enhance the fault-tolerant capability, because a single processor core is 
not so expensive as before when compared with entire chip. Cisco Metro network 
processor [25], for instance, contains four redundant cores, which are identical 
with the remaining 188 active cores. 
While advancements in semiconductor technology have brought with unprece-
dentedly high functionality and performance, the appendant challenges, especially 
the ever-increasing adverse impacts on the reliability of IC products, have become 
nightmare of design engineers. One of the most daunting challenges is the ever-
shrinking service life. It has been observed that the lifetime of IC products shortens 
from 10 years to 7 years, to less than 7 years as the feature size reduces from ISOnm 
to UOnm, to 90nm. This phenomenon can be attributed to the fact that the increas-
ing on-chip power and temperature density accelerate the wear-out effect induced 
by multiple failure mechanisms. The most representative failure mechanisms are 
electromigration (EM) on the interconnects, time-dependent dielectric breakdown 
(TDDB) in the gate oxides, thermal cycling (TC), and negative bias temperature 
instability (NBTI) on PMOS transistors. Most of them are not recoverable and 
therefore could result in permanent errors once they manifest. NBTI, which man-
ifests as an increase in the threshold voltage, is an exception. PMOS transistors 
enter the recovery phase under certain condition, but this process is pretty slow 
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and hence not likely to achieve 100% recovery. 
This phenomenon has attracted a great deal of attention from both academics 
and industry. Unfortunately, the development of comprehensive understanding is 
not significant in the past years. This is primarily caused by the difficulties of 
developing comprehensive mathematical models that should be able to capture all 
main features of multi-core computing systems, and the difficulties of bridging the 
analytical models towards real world applications. 
This thesis exhaustively explores this problem. In the rest of this chapter, a 
brief overview of the main contributions is presented. 
1.3 Contributions 
1.3.1 Lifetime Reliability Modeling 
Whereas that things fail is quite common in our daily life, hardly any persons, in-
cluding experts, can tell the probability of an object failing two hours later. This 
requests in-depth insights into failure mechanisms and realistic models of the ob-
ject. Both are indispensable. Thanks to the researches in device and material, 
who have revealed the fundamentals of most fai lure mechani sms in semiconductor 
devices. Yet, until a few years ago, lifetime reliability remains an impenetrable 
issue in the state-of-the-art multi-core system design due to the lack of realistic, 
high-level models. 
Previous work on modeling is basis on a series of questionable assumptions. In 
particular, most assume the failure distribution that is used to describe the time de-
pendence of the failure rate as exponential distribution. This assumption implies 
that IC products experience constant failure rate through their lifetime, which is 
irreconcilable with the actual situation, that is, ICs suffer from wear-out effect in-
duced by multiple failure mechanisms. The prime reason for the popularity of this 
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assumption is its mathematical tractability rather than accuracy. To take another 
example, some assume the cores that are configured as active ones are always 
busy and hence follow a certain failure distribution while the remaining cores (i.e., 
redundant cores) never fails because they do not share the system workload. The 
model based on this assumption cannot explain the phenomenon that heavy system 
workload results in high reliability stress on hardware. Again, this assumption sim-
plifies the complexity of problem but sacrifices the model accuracy considerably. 
In reality, each processor core can be in more than one state, depending on its cur-
rent workload. Each state, in addition, corresponds to its own non-exponential fail-
ure distribution. From the system point of view, the amount of processor cores in 
a certain state depends on the system workload and load-sharing strategy. Besides, 
Since the processor cores share the system workload, the redundancy scheme and 
permanent core failures in the system affect the current workload of surviving 
cores. 
We now develop a mathematical model that abstracts multi-core systems with 
core-level redundancy as load-sharing A^-out-of-«:G hybrid redundant system and 
achieves the closed-form expression of lifetime reliability, capturing all key fea-
tures of multi-core systems. Moreover, we resort to Monte Carlo simulation to 
approximate the multiple integrals in the closed-form expression. This model al-
lows us to comprehensively understand the aging process of multi-core systems 
and builds the mathematical foundation of entire thesis. In addition, we numeri-
cally demonstrate the misleading results achieved by assuming exponential failure 
distribution. 
1.3.2 Simulation Framework 
The mathematical model mentioned above is one step away from the multi-core 
designs, yet this step is undoubtedly necessary for designers to meet the reliability 
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requirement. To clarify, we bring the assumed failure distribution for each state 
into the model. To evaluate the impact of design-stage decisions, these failure dis-
tributions should be able to reflect the influence of reliability-related policies on the 
system lifetime. Due to the lack of nature bridge, without an efficient yet accurate 
simulation framework, it is extremely difficult, if not impossible, to make the right 
decisions. However, since the reliability stress on processors vary significantly 
at runtime, it is a challenging task to build such a simulation framework. Obvi-
ously, it is not acceptable to trace all the reliability-related factors over lifetime 
(in the range of years) and use the traced data for simulation. Nor is it accept-
able to approximate the lifetime reliability with average operational temperature. 
The former one is too time-consuming, while the latter one is lack of accuracy. 
The problem becomes even challenging when the wear-out effect that results in 
increasing failure rate is taken into account. 
To overcome these difficulties and facilitate the design process, for the first 
time we propose to wrap the impact of reliability-related usage strategies into a 
single quantity named aging rate, and build the simulation framework based on 
this novel concept. Moreover, for the first time the efficient yet accurate evaluation 
is achieved by simulating representative workload. The accuracy of this frame-
work is theoretically proved in this thesis. The proposed framework enables us to 
evaluate various dynamic power management policies, timeout policies, applica-
tion flow characteristics, redundant schemes, and even task allocation algorithms 
in single- or multi-core systems. In addition, the proposed simulation framework 
can output the performance and energy consumption without extra effort, facilitat-
ing designers to evaluate systems in various aspects. 
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1.3.3 Applications 
Task allocation and scheduling process, which results in specific processor cores 
being engaged in specific tasks in specific order, is an important step in deploying 
applications on MPSoCs. Different task schedules can result in significantly dif-
ferent reliability stress on processor cores. We then bring the mathematical model 
and simulation framework into this real world application. While there are a few 
publications on reliability-aware task allocation and scheduling, most attempt to 
minimize the peak operational temperature or balance different processor cores' 
temperature and none explicitly takes the lifetime reliability into account. Be-
cause lifetime reliability of a system depends on not only operational temperature 
but also other factors (e.g., supply voltage and operational frequency), these tech-
niques might be implicitly helpful for lifetime reliability enhancement, but they 
cannot thoroughly solve the problem. 
We develop the first task allocation and scheduling algorithm that explicitly 
take the wear-out effect induced by failure mechanisms into account, within which 
the optimization objective is set as maximizing the expected service life. In this 
work, the failure distribution is assumed to be the widely-accepted Weibull dis-
tribution rather than exponential distribution. Four speedup techniques are also 
introduced to achieve efficient lifetime reliability estimation. Experiments on var-
ious task graphs and various platforms demonstrate the efficiency of the proposed 
algorithm and speedup techniques. 
Later, the problem is reconsidered in the context of multi-mode energy-efficient 
embedded systems, where a set of feasible task schedules are constructed for each 
mode beforehand and then the best combination of schedules is selected and ap-
plied in the design. 
With the realization of usage strategy deviation of multi-mode embedded sys-
tems, we then develop a "smart" technique to online adapt task schedules for dif-
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ferent users. The allocation and scheduling process at design stage, albeit carefully 
conducted, results in optimized schedules with respect to a hypothetical common 
case at best rather than someone's personalized usage strategy. With this observa-
tion, we propose to generate an initial task schedule for each mode and then con-
duct online adjustment for each particular survival chip at regular interval based 
on its own usage strategy. 
1.4 Thesis Outline 
Part I，"Modeling," develops mathematical model useful in analyzing the lifetime 
reliability of homogeneous multi-core systems with redundancies. Chapter 2 dis-
cusses the component behavior and multi-core system behavior, and develops a 
mathematical model to capture their features. This model is applicable for arbi-
traiy failure distributions. 
Part II，"Simulation Framework," is concerned with bridging design-stage deci-
sions and mathematical model. Chapter 3 develops a efficient yet accurate simula-
tion framework to evaluate various reliability-related usage strategies in multi-core 
systems. The applicability of the proposed simulation framework on evaluating 
various redundancy schemes is carefully examined in Chapter 4. 
Part III, "Applications," presents the development of lifetime reliability-aware 
task allocation and scheduling for MPSoCs. Chapter 5 develops a static task allo-
cation and scheduling strategy that explicitly takes the aging effect into account. 
Four speedup techniques are also presented to achieve an efficient lifetime esti-
mation with satisfactory solution quality. Chapter 6 presents a task schedule and 
scheduling technique for energy-efficient multi-mode embedded systems. This 
technique is composed of two steps: a set of schedules are first identified for each 
mode，then the optimal combination is constructed. Different from previous two 
algorithms, the technique discussed in Chapter 7 is not for design stage only. At 
CHAPTER 1. INTRODUCTION 11 
design stage, an initial schedule is generated for each mode. Sequentially, online 
adjustment is conducted for each particular survival chip based on its past usage 
strategy. Chapter 8 finally summarizes this thesis and points out the next steps. 





Lifetime Reliability Modeling 
The content of this chapter is included in IEEE Transactions on Reliability 2010 [50: 
and the proceedi ngs of Pacific Rim International Symposium on Dependable Com-
puting (PRDC) 2008 [46]. 
2.1 Notation 
n number of components in the system 
YYi number of active components in the standby phase 
k minimum number of components required for sys-
tem operation 
5 number of elements in set S 
X task arrival rate of the entire system 
^ task service rate of an active component 
p utilization ratio of an active component 
13 
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P an active component's task branch-out probability 
足（0 general reliability function 
Rp (j) reliability function of processing state 
reliability function of wait state 
6 general scale parameter 
0p scale parameter of processing state 
scale parameter of wait state 
fb birth time of a component 
ti vector representing occurrence time of past t com-
ponent failures, (/�力，…，々） 
i^p r-dimensional subvector of t^, , ,2,.. • , tr) 
{tJ^.t i) cumulative time of a component with birth time t^ 
in the processing state having failures at t£ 
\|/w’(y, / � t � cumulative time of a component with birth time 
in the wait state having failures at ti 
t^) unified cumulative usage time of a component with 
birth time t^ having failures at t^  
psys (^t) system reliability at time t 
the probability that the system contains j active 
components, and i good spare components at time 
t 
the probability that the system contains {n — £) 
good components at time t 
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AfyXe) the probability that the system contains {n - i) 
good components at time t, and i failures can be 
described by vectors t它,and x^ 
X � the conditional probability that the system contains 
(n — £) good components at time t given the £ fail-
ures can be described by vectors t^, and X£ 
R{t,t^\t£) conditional reliability, that is the probability that 
a component with birth time t^ survives at time t 
given the system experiences £ failures at t£ respec-
tively {t > t f ) 
/ ( � , � - 1 t h e probability that an indicated component with 
birth time t^, fails at time tr given the past (r - 1) 
0—1) 
failures of the system occurs at t � 
Xf ^-dimensional vector representing the birth 
time indices of past £ component failures, 
(Xl，X2,…,Xi) 
x '^^  r-dimensional sub vector of x^, {x\,x2,-'- ,Xr) 
；Q set of all possible \£ 
兀.. the number of i in the first j elements of vector x^ 
十 t h e probability that a system containing + 
1) good components experiences the r^ ^ failure at 
time tr, and the failure component has birth time tx, 
given the past ( r - 1) failures can be described by 
t ” a n d x ” 
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MTTF^y^ system mean time to failure 
2.2 Assumption 
1. The system is a hybrid A:-out-of-«:G system. 
2. All components are ^-independent. 
3. A component is in either active mode, or spare mode (as cold standby). An 
active component alternates between the wait state (as warm standby), and 
the processing state (as operating component). 
4. All active components in this system share the load equally. 
5. The failure-time distributions for both warm standby, and operating compo-
nents follow an arbitrary baseline reliability function. They differ in terms 
of their scale parameter. Components in cold standby have a zero failure 
rate. 
6. No repair or maintenance is considered. 
7. Switching components is a perfect process. 
2.3 Introduction 
In many load-sharing systems, the load to be processed is specified as tasks, such 
as applications performed by processing elements in a multiprocessor computing 
system, bar codes read by laser scanners, or cars assembled by robots. The time 
scale for processing a single task is usually much smaller than that of a system's 
lifetime. Therefore, depending on whether or not a component is performing tasks, 
it may frequently alternate between the processing state, and the wait state in its 
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lifetime, as depicted in Fig. 2.1. Generally speaking, components operate at higher 
temperature, higher pressure, and/or higher speed, and hence will wear out more 
quickly in the processing state than in the wait state. Consequently, it is more rea-
sonable to regard components in the wait state as in warm standby, when compared 
to prior work that essentially assumes hot standby [72, 86]. In addition, a system 
may contain some spare components to provide fault tolerance, which converts 
into active mode (including processing and wait states) when an active one fails. 
If no more spare components exist in the system, when an active component fails, 
the system will assign more tasks on the surviving components in unit time, which 
can increase their failure rate. 
Without loss of generality, we consider hybrid redundant /c-out-of-":G systems 
75 , 106], in which m are initially set as active units, with the remaining {n - m) 
components put aside {k < m < n). Upon detection of the failure of an active 
component, the system attempts to replace the faulty one with a spare one until 
there is no spare component in the system. This process is called the standby 
^ ^ Active 
/ 广 Ar r ivaLv^ \ 
f \ [Process\ ] 
� Wait J 
\ \ L Task \ m g ) 乂 
Wake Up Break Down 
乂 「 „ 
, � 
/ \ f \ ^ 
/ \ Permanent 
i Sp 肌 I Failure 
\ � J I——I 
Figure 2.1: The Component Behavior of Hybrid Redundant Systems [46]. 
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phase. We assume that a dedicated switching component takes charge of system 
reconfiguration and this process is perfect. Because then the system works in 
a gracefully degrading manner, we refer to this phase as the degrading phase. 
That is, when a component failure is detected, the system attempts to reconfigure 
to a system with one fewer component but k active components, until no more 
than k good components are left in the system, all of which are active. Such a 
system fiinctions correctly if at least k out of the n components do not fail. When 
n = m, the system discussed above becomes a load-sharing /:-out-of-«:G gracefully 
degrading system; while when k = m,\t is essentially a standby redundant system. 
It is rather challenging to model the lifetime reliability of the above system. 
First, an active component can be in two states: processing and wait. While the 
quantity of active components in the system is clear, that of components in each 
state at a particular moment depends on the current workload, and therefore is un-
certain. Second, each state corresponds to its own failure distribution. To express 
the reliability of a component, and the entire system, we need an integrated failure 
distribution. Note that, in most cases, we cannot predict the exact arrival time, and 
service time of tasks (the only exception is deterministic arrival, and deterministic 
service). Therefore we do not know when a component transitions between pro-
cessing and wait states. Moreover, the frequency of state transitions can be quite 
high, which also brings challenges to achieve an integrated failure distribution. 
This problem becomes even more complicated when these failure distributions are 
not exponential. Last but not least, because active components need to share the 
load, failures may result in higher workload on the surviving ones, and hence affect 
their failure distributions. The model should also be able to capture this fact. 
To tackle the above problem, in this paper, we develop an analytical model that 
captures the complex relationship discussed above. We introduce the cumulative 
time concept to reflect the aging effect in each state with arbitrary failure distri-
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butions. Next, the cumulative time in all states are combined in a unified manner 
to express the reliability function of a single component. After that, we model the 
lifetime reliability of the entire system that involves the task allocation mechanism 
and redundancy strategies. Then, we discuss several special cases in detail to show 
the practical applicability of the proposed technique. 
The reminder of this paper is organized as follows. In Section 2.4, we sur-
vey related work. Section 2.5 then details the proposed reliability model. Next, 
we verify the proposed models, and demonstrate the detailed analytical procedure 
with three special cases in Section 2.6. We then present a series of numerical ex-
perimental results obtained with the proposed modeling method, and Monte Carlo 
integration in Section 2.7. Finally, Section 2.8 concludes this paper. 
2.4 Related Work 
As highlighted in [72]，the key feature of load sharing /r-out-of-«:G systems is that 
workload has significant influence on every component's failure rate. While there 
are many studies on this topic capturing this feature, most of them assume an expo-
nential lifetime distribution for every component [72, 86, 70]. By this assumption, 
the entire system can be represented by a Markov transition diagram, and hence 
the complexity analysis comes down to a relatively simple problem by applying 
mature techniques. For example, assuming all functioning components' failure 
rates are the same constant at any time, and depend on the number of functioning 
components in the system, [86] models a load-sharing /r-out-of-w:G system by a 
discrete-state, continuous-time homogeneous Markov chain, and solves its differ-
ential equations by inverse Laplace transform. 
This assumption may be applicable for some special cases, such as modeling 
soft errors in IC products, but is obviously not always true. Consider a brand-new 
unit, and a 10-year old one. In reality, we usually expect their failure rates to be dif-
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ferent. The exponential failure distribution assumption, however, implies that the 
failure rate stays the same after 10 years usage. The main reason for the popularity 
of the above assumption is its mathematical tractability rather than accuracy. To 
tackle this problem, [42] studied a l -out-of-2:G system with time-varying failure 
rates, whose failure distribution can be expressed in a general polynomial format. 
For a deeper understanding, [72] proposed an analytical model for load-sharing k-
out-of-w:G system with a general lifetime distribution. This work modeled the load 
on a component as a vector z, and the effect of load as \j/(z). They simply assumed 
that the effect of load is multiplicative in time without any justification. Also, in 
this work, the load is assumed to be zi initially, and it progressively changes to 
z/, after the i — 1 failure occurs. Each load corresponds to a unique failure dis-
tribution. Thus, [72] does not involve warm standby, and the corresponding state 
transitions. Moreover, although this paper claimed that the proposed approaches 
can be easily generalized to « > 2 systems, its main contribution is limited to load-
sharing l-out-of-2:G systems, and gracefully degrading A:-out-of-«:G systems with 
equal shared loads. To reduce the computational complexity induced by multiple 
integrals for such a system, [5] proposed a novel method that transfers the com-
plex calculation to two-dimensional integrals. This work is quite efficient for an-
alyzing load-sharing gracefully degrading systems, but it is difficult to be applied 
to analyze standby redundant systems. More related works were summarized in 
[6，67, 110]. 
Another issue relevant to this work is how to model the idle components. Such 
a component can be regarded as a cold, hot, or warm standby unit, which has a 
zero failure rate, the same failure rate as active components, or a failure rate in 
between, respectively. Because of simplicity, hot, and cold standby are commonly 
assumed states in many related papers, which are summarized in [89]. Also, the 
models mentioned above (e.g., [72, 42]) assumed every component in the system 
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conforms to a single failure distribution, and hence can only be applied to ana-
lyze systems with hot standby components. As discussed earlier, warm standby 
is clearly a more reasonable description for the reliability analysis in many cases, 
and hence it is chosen in this paper. [24] provided an in-depth discussion of warm 
standby. Later, most of the work in this area considered two-unit warm standby 
systems. For instance, [102] analyzed a two-unit standby redundant system in 
which a module can alternate between cold and warm standby states; [107] ana-
lyzed the two-unit standby system with general lifetime distributions. Similar to 
many previous work on this topic, it is difficult to extend these models to be ap-
plicable for general k-out-of-n systems because of the calculation complexity. As 
for A:-out-of-/7 warm-standby systems, [88] provided a closed-form expression for 
the k-out-of-n:G systems with warm standby components, but its analysis is again 
based on the assumption of constant failure rates in both active, and standby states. 
In [40], the authors examined a l-out-of-3 system that includes a warm, and 
a cold standby unit. Recently, another mixture model is presented in [117]. This 
work aimed to handle A^-out-of-(M+A^):G repairable warm standby systems that 
consist of two different types of components, each having its own state sets: M 
type 1 units, and N type 2 units. The operative failure rates, and standby failure 
rates of type 1, and 2 are different yet assumed to be exponential. 
2.5 System Model 
In this section, we build our analytical model of lifetime reliability for hybrid re-
dundant load-sharing system. We first examine the behavior of a single component 
in such a system, and construct the unified reliability function accordingly. And 
then, we investigate the lifetime reliability of the entire system. Note that, because 
of frequent mode transitions between wait and processing states, the quantity of 
components in each state at a particular time point depends on not only previous 
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failure events but, also current workload. In this context, to capture the variation 
of system reliability with time becomes a nontrivial problem. 
2.5.1 Reliability of A Surviving Component 
Component Behavior 
Consider a component in the hybrid hout-of-«:G system. Its initial state can be 
active, or spare, as shown in Fig. 2.1. The spare mode corresponds to the lowest 
power consumption, and no interaction with other components or controller. To 
be specific, a component in the spare mode does not undertake any task. The 
active mode includes two states depending on whether a component has tasks to 
perform: processing, and wait. We assume tasks are assigned by a controller, and 
then performed by a component independently; we ignore the cases that a few 
components cooperate on a task. If a task is assigned to a busy component (which 
means this component is processing tasks), it will be stored in a first-in-first-out 
(FIFO) buffer with infinite capacity. Once a component finishes its task at hand, 
it will fetch a new one from the queue immediately, unless the queue is empty. 
In that case, this component will switch from processing to a wait state. Upon 
receiving a new task, a waiting component will enter a processing state again. Note 
that, although a component does not process any task in the wait mode, different 
from the spare mode, it grows older. In reality, consider Intel's StrongARM SA-
1100 processor [57] as an example. Its power consumption in a processing state 
is AmrnW, and that in the wait state is 50mW rather than �Om炉，because some 
parts are still powered. When an active component fails, if there are some spare 
components in the system, one of them will be configured to active mode. From 
then on, it will serve as an active unit, and share workload with other parts until it 
fails, or the entire system breaks down. 
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Load-Sharing Model 
As mentioned before, workload has significant influence on a component's relia-
bility. Thus, it is necessary to model for each component the load p to be used 
in the reliability function construction. Remind that the tasks are assigned to all 
active components with equal probability. Thus, given the set of active compo-
nents in the system Si, an active component's task branch-out probability is given 
by p = For the sake of completeness, we also define S2 as the set of spare 
components, and S3 as the set of faulty components. The union of these three sets 
51 USi U J3 — 5 forms the entire system, where \s\ = n. Although our method 
could be easily extended to other queueing models (such as a M^/M/\S\ | queue 
for central task assignment with bulk task arrival discussed in [46])，for ease of dis-
cussion, we focus on the distributed task allocation mechanism, and model each 
component as an M/M/l queueing system (as shown in Fig. 2.2). To clarify, the 
task arrivals to the system are assumed to be Poisson with rate X, and each com-
ponent maintains a queue, where a FIFO buffer with infinite capacity is assumed. 
Because the probability of a task to be executed by an active component (i.e., p) is 
the task inter-arrival time for an active component is exponentially distributed 
I j 1 I 
with mean Further, assuming the service time is exponentially distributed 
with mean 丄，the probability that an active component is occupied by a task, i.e., 
utilization ratio, is given by p 二 For hybrid 於-out-of-,?:G systems, the uti-
lization ratio of active components is constant 嘉 in the standby phase, and then 
gradually increases to ^ at the end of the degrading phase. 
Unified Reliability Function 
We now introduce our approach to combine the reliability functions in the process-
ing state with those in the wait state, in a unified manner. The reliability functions 
in these two states can be regarded as having the same shape, but different scale 
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Figure 2.2: Queueing Model for Task Allocation in a Load-Sharing System. 
parameters, which is defined as a value by which t is divided, because in many 
cases they can be distinguished by different aging rates. 
First of all, we introduce the concept cumulative time in a certain state up to 
time t, which is defined as how long a component has spent in such a state from 
time 0 to L Note that, as we ignore the aging effect in spare state, we are only 
interested in cumulative time in the processing, and wait states. Recall that some 
components initially serve as spare units. For the ease of discussion, we define 
another concept, a component's birth time t^, as the time point when it begins to 
serve as an active component. Before birth time t^, a component is in the cold 
standby mode, and has negligible failure rate. But after that, it alternates between 
wait and processing states until breaks down. Specifically, the components initially 
configured as active have birth time /o(= 0). 
Theorem 1 Suppose the system has experienced exactly I failures before time t, in 
the order of occurrence time att\,h、"，.A (denoted as vector i^), for any surviving 
component with birth time A 
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(b) Its cumulative time in the wait state up to t (t> t^) is 
f 
(1-念,).(卜々 ， i<n-m 
v i / w ( / / , t � � , , , (2.2) 
( 1 - I； ^ ) , - ( 1 -
i , 
+ S 7 r - f ^ T " 0 ， i > n-m 
The proof of the above theorem is illustrated in the Appendix. 
With the cumulative time in two active states, we perform the integration as 
follows. The general reliability function which provides us the function shape is 
defined as R(t,Q), where 0 is the general scale parameter. We drop the notation 
e because of its generality, and refer to the general reliability function as ！Il{t) in 
the rest of this paper. The functions in processing, and wait states can be therefore 
expressed as R{t,Bp), 9^) respectively, where the scale parameters Qp, and 
ew represents the wear-out rate under the two conditions. Typically, 6h- > Op- For 
the sake of simplification, they are abbreviated as Rp{t), mdR^{t). By unification， 
we achieve two simple relationships between these functions: Rp{t) = 
and R^(t) 二 which enable us to perform reliability function integration 
for any surviving component with the help of the cumulative time obtained by 
Theorem 1. 
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Theorem 2 Given a system has experiencedifailures which occur at t\,t2,…A 
(i.e.，vector i f ) respectively, the probability that a certain component with birth 




= + (2.4) 
Again, the proof is given in the Appendix. 
2.5.2 Reliability of a Hybrid A^-out-of-^:G System 
After resolving the lifetime reliability of a single component, we then move to 
study the lifetime reliability of the entire system, calculating its mean time to fail-
ure MTTF^y\ Let F^ 『；(f) be the probability that the hybrid redundant system has 
j active components, and i good spare components at time t. As a functioning 
hybrid A:-out-of-«:G system may have m active components with no more than 
(n - m) good spare ones, or no less than k active components without good spare 
ones, the system reliability ^ ^ { t ) can be expressed by two summations: 
n—m m—\ 产(0 二 ：！《：洲+1：巧;；；⑴. (2-5) 
i=0 j=-k 
Hence, the mean time to failure of the entire system 
oo 
M T T F ' y - J 产 ( 2 . 6 ) 
0 
can be written as 
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0 '=0 j 二k 
CO oo • 
/n—m pin--1 
(2.7) 
/—A J / —Zr 
0 '-u 0 J-k 
For the sake of simplicity, let P:)二(j) be the probability of a system containing 
{n — i) good components, including both active components, and good spares. 
Equation (2,7) can therefore be rewritten as 
A" 
MTTFsys 二 r^K'-iiOdt (2.8) 
0 “ 
is simply the probability that the system has no failures up to time t. As 
the {n — m) spare components have zero failure rate, is the probability that 
all m active components do not fail from to to t, i.e., 
(2.9) 
If a failure occurs at time t\, a spare component converts into active mode with 
a very short reconfiguration time (when compared to the system's lifetime). Before 
the next failure, this system consists of [m — 1) active components with birth time 
,0, and one with birth time t[. Thus, the conditional probability that the system 
contains {n-l) good components at time t (t > h), given a component with birth 
time to fails at h, is given by 
= (2.10) 
Here, vector (0) in the notation (小i; (0)) represents that the failure com-
ponent has birth time Related notations will be formally introduced later. 
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Because the probability that an indicated component with birth time to fails 
at time t\ is ^ ( 1 — ， a n d there are m such kind of components, the 
probability that any one of them fails at ti is 
= (2.11) 
at 
The event that the system experiences exactly one failure up to / is a union of a 
set of continuous elementary events in which a failure occurred in an infinitesimal 
interval d i^ at time t\, and the probability for this is P^二�(广|<：1; (0))g二仲(/i)d/i. By 
the theorem of total probability, the unconditional probability can be obtained by 
integration over /i, i.e., 
t 
= y V - i ( ,， / o | t i M M | t i ) . 
0 
/o|to)) dh (2.12) 
at /=/i 
When £ > 2，because there might be more than one possible case of failures, 
the expression of P ^ t � ( 0 becomes more complex. To estimate it, we use two 1 x £ 
row vectors tf = ( … / 2 r •. ’々 )，and x^ = (xuxj , - ' - to capture the dominant 
characteristic o f f failures, ti represents the occurrence time of the /出 failure, xi 
indicates the birth time index of the /出 failure component, meaning that, if the /出 
failure component has birth time tr, the corresponding birth time index xt is r. In 
general, there are U elements 
/ > 
t\ ti • • • tp 
< J (2.13) 
XI X2 … 
V 7 
each column corresponding to a failure. The occurrence time satisfies the con-
straints that 
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t \ < t 2 < . " < U (2.14) 
Because the fi failure component must convert into active mode before ti, its 
birth time t^ e set {/o,广i，... On the other hand, all components start to 
serve as active ones on or before Therefore, the birth time indices satisfy the 
constraints that 
X/二 0,1，...，min(/—1’;? — m) (2.15) 
The quantity of i in the first j elements of vector X£ is denoted as 71/j. Be-
cause only one component turns into the active mode after each failure, there is 
essentially only one component with birth time t-, in the entire system if i • 0. 
In addition, the system contains no more than m components with birth time to. 
Hence, the birth time indices should also satisfy 
^ 0 : X,- ^ xj and Kq^i < m (2.16) 
For a possible x^, let x^ "") 二 (xi’x2，’ • • be the r-dimensional subvector of 
x^. Similarly, let i^p = (/i, . • . ， b e the corresponding r-dimensional subvector 
of t^ That is, for any possible case of failures, its first r failures can always be 
described by and Further, we define 
爪 "卞广 1 ) )三去 ( 1—叫〜卜 i ) ) ) L (2. 口） 
We therefore express the probability that the system contains {n — £) good com-
ponents having i failures whose characteristics can be described by ti, and x^ as 
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. g : i f e ; X 2 | t ; � ) ; 4 l ) ) . . . 
… 容 二 拟 d t r ) ; x f - i ) ) (2.18) 
where, x � i s the conditional probability that the system contains {n — 
t) good components at time t, given the past £ failures described by t^, and X£. 
g•二少和|t!厂 1)) denotes the probability that, in the system containing 
(n — r+l) good components, a component with birth time tx’. fails at time tr given 
the past (r — 1) failures can be described by tf—i) and xf—i). 
After £ failures, the number of good components with birth time to is {m — Kqj); 
and that with birth time // (/ ^ 0) is (1 — Kij). Consequently, the conditional 
probability i^)二(y|t/,;X£) can be computed as 
( 咖 ; X � 邮 仇 / o | t � • n 及 " " ( � W (2.19) 
As for the computation of g f 二 — ”；叉 ^卜 i ) ) , we consider two cases: 
(i) the rth failure component has birth time to, or (ii) it has birth time “ (/ + 0). For 
the first case, the probability that an indicated component with birth time to fails 
at time tr is and there are (m —兀o’r—i) surviving components with 
birth time to in such a system. For the second case, there is only one good com-
ponent with birth time and the probability for its failure at t,. is / ( / r ’ U 4 “ ) ) . 
Therefore, we have 
〜；和 = 0 (2.20) 
”)，otherwise 
V 
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After analyzing a single failure case, we can now compute JF /^二(t) for all pos-
sible cases. Denote the set of all possible x^ as ；^广 Because to < h < - - • < t£ < t, 
we have 
t t t� t t 
K-fM) 二 / d " / 卜 … j d ‘ � I dte 
0 t\ h k—2 ti>~\ 
I I f 二 ( 2 . 2 1 ) 
Interchanging the integration limits yields 
t t( "—I /3 h 
K-iii)=卜 I d ‘ i / d ‘ 2 … / d /21 dh 
0 0 0 0 0 
I K ' - f i ' M ^ i ) (2.22) 
2.6 Special Cases 
In this section, we simplify the proposed models under the assumption that the 
system is a gracefully degrading one (Case I), or a standby redundant one (Case 
II) respectively, for verification purpose. Further, we assume constant failure rate 
in both cases, resulting in exactly the same results as previous work. We also 
present a special case in Case III to demonstrate the detailed analytical procedure 
by using the proposed approach. 
2.6.1 Case I: Gracefully Degrading System 
When n = m, the system discussed above becomes a load-sharing k-o\xt-of-n:G 
gracefully degrading system. In this case, there is only one possible failure case 
for any £，i.e., 
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f: 
Thus, dropping from notations, and rewriting (2.22), (2.18)-(2.20), yields 
t t( ？£-1 /3 tl 
K-eiO = f I I dte_2 …Id/2 f 二 ( M j 
0 0 0 0 0 
where, 
… & ( 2 - 2 3 ) 
容二 = 狐 ) ） 
If we further assume that all components have the same constant failure rate in 
both processing and wait states, then 
州=e-K Rp{t) = Rw{t) = 
and the computation is greatly simplified. For the ease of expression, letr| = 
By Theorems 1, and 2’ we have 
/ ^ ( M o | t �二 兄(V(,,,o，t£)) 
0 9 
0 
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Thus, by (2.17), 
Substituting them into (2.23), we obtain 
With 2.8), we obtain 
This is the same results shown in previous works [10]. 
2.6.2 Case II: Standby Redundant System 
When k = m, this system becomes a load-sharing m-out-of-«:G standby redundant 
system. In this case, the number of failure components U n a functioning system 
cannot exceed {n — m); otherwise the system fails. Therefore, a surviving compo-
nent's cumulative time in either processing or wait state only depends on its birth 
time tb, i.e., 
* I 
Again, if we further assume the failure rate to be constant, and = 6vt' 二 ：；^， 
we obtain 
Thus, the system reliability at time t becomes 
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and mean time to failure of this system is 
MTTF'y = t 
mv\ 
which is the same result as that in [67:. 
2.6.3 Case III: l-out-of-3:G System with m=2 
In this system, k — m = 2, and n — 2). By (2.8), it is necessary to determine 
If二⑴(0 < £ < 2) to achieve MTTF—, where F f 二 � can be defined in two 
equivalent ways: first, the probability that the system contains (3 - £) good com-
ponents at time t; and second, the probability that exactly i failures have happened 
in the system up to time t. 
Initially, two components are in the active mode, with the remaining one in the 
spare mode. The active components share the workload of the entire system. The 
traffic intensity of each component is If no failures occur in the system up to 
time t, the cumulative time of an active component remaining in the processing, 
and wait state are and (1 - respectively. By Theorem 2, the probability 
that an active component survives at time t is given by 
i^(/ , /o | to)==足(他 /o’to))=足(易•昏 + 1 (1 — 
Substituting this reliability function into (2.9) yields 
/ r ( o = ^ ， _ = 兄 (2.24) 
After the first failure, which may occur on either active component with the 
same failure rate, the spare component is activated; and its traffic intensity is 
The traffic intensity of the surviving active component remains at the past level. 
There is only one possible case of failure, that is, ti = {h), and xi = (0). Suppose 
exactly one failure occurs up to time t, and the occurrence time is denoted as t\. 
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Then by Theorem 1, the cumulative time of the component with birth time to in 
the processing, and wait state are 表t, and (1 - respectively; while those time 
intervals of the component with birth time t[ are — “) , and (1 - 吞 - /i) 
respectively. Using Theorem 2, and substituting into (2.12) yields 
t 
FY\t) = j R{tMU)^R{tA\U)^ 
•2.1(1—/?(/，/o|to)) Cki (2.25) 
Q/ t 二 ti 
where, 
一 \ 6 ,, 入、\ 
軌律1) 二 足 — 2 ， ， 
藝)=兄(易.去(,-,】) + | ; . ( i - | ; ) h ) ) . 
After the first failure, two components in the system have different ages, and 
hence different failure rates. When the system has experienced two failures up to 
t, there is only one good component left in the system at time t. This component's 
traffic intensity from t^ to t is 会.By using vector t^, and vector x^ to describe all 
possible cases of two failures, we obtain two cases: 
h h h 
< and < > 
0 0 0 1 
For the first case, the number of surviving components with birth time /q is 
[m 一 TCo，2) 二 0, and that with birth time t\ is (1 — 711,2) = I meaning that the 
only good component left after two failures has birth time n. This component's 
cumulative time in processing, and wait states are Xf/尸(r � t 2 ) = y — — jj^h, 
and xMMi, t2) = (1 —尝)卜 n — ^ u h + 如 respectively. Subvector x f 二 (0). 
By (2.19)，and (2.20), we obtain 
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g f ( / i ; x i ) = 2 / ( / i , / o | t f ) 
g r ( 缺 i 4 i ) ; 4 i ) W ( , 2 ’ / 0 | 4 i ) ) 
For the second case, the remaining component has birth time /q, and subvector 
xp) is also (0). Similar to the analysis of the first case, we obtain V|/p(^/o,t2)= 
- , 二 (1 一》)/ + 嘉b and 
們,|t2;X2)=i?(,，,0|t2) 
g f ( / i ; x i ) = 2 / ( / i , / o | t f ) 
gr( /2;X2|4l) ;4l)) 二/(,2，/I|41)) 
With (2.22), we have 
t h 
PT(t) = /d/2 /d , i X 片’'(M2;X2) 
0 0 " 印 
t fl 
=I dt2 J dh [冲 , , i |t2).2/(…/0I40)). 
0 0 
.2/(/I , ,O|40))./(/2"I |4i))]. (2-26) 
Combining (2.24), (2.25), and (2.26), we finally obtain the lifetime reliability, 
and mean time to failure of this system: 
广⑷二 
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MTTF'y - 厂 斤 別 d , 
./o 
2.7 Numerical Results 
The relentless scaling of CMOS technology has enabled the integration of a great 
amount of embedded processor cores on a single silicon die. Because of their 
advantages in power-efficiency, and short time-to-market, such large-scale multi-
core systems have received lots of attention from both industry [77, 103, 108], 
and academia [4, 17]. At the same time, the ever-increasing on-chip power den-
sity accelerates the aging effect caused by various failure mechanisms, making 
their lifetime reliability a serious concern [16, 95]. As a consequence, design-
ers typically introduce on-chip redundant cores to make the product fault-tolerant 
(e.g., [77, 25]). In this section, we present numerical results obtained with Monte 
Carlo integration based on our closed-form expressions for the lifetime reliabil-
ity analysis of multi-core systems with different redundancy schemes, and various 
workloads. In particular, we first analyze the system with the proposed modeling 
method to achieve the closed-form expressions, and then resort to the Monte Carlo 
method to numerically approximate the values of multiple integrals in the resulting 
expressions. 
2.7.1 Experimental Setup 
Two widely-used non-exponential lifetime distributions are assumed in the exper-
iments: Weibull and linear failure rate. These reliability functions can be written 
as 足(0 二 a n d 足 ⑴ = e - “ . ( � - … ) \ respectively. The scale parameters 
are different in the processing state (9；,), and wait state (0^)- Typically they are 
in units of years or hours. Clearly, Op is no more than The property of the 
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, Sojourn Time (years) 1/ + V 、丄__^ I MTTF^ys 
Q-Failure State 1-Failure State 2-Failure State 3-Failure State 4-Failure State I 
0 + 0 I 0 . 2 1 8 8 I — I — — — I 0 . 2 1 8 8 
" 1 + 0 I 0.2121 0.2188 I 一 I — I — 丨 0.4309 
j 0 + 1 0.2188 ~0.2188 二 — — 0.4376 
p + 0 | 0.2059 0.2121 0.2188 | — | — 丨 0.6368 
1 1 + 1 0.2121 0.2121 0.2188 — — j 0.6430 
j 0 + 2 0.2188 0.2188 0.2188 二 — | 0.6564 
1 + 0 I 0.2000 0.2059 0.2121 0.2188 — 丨 0.8368 
2 + 1 0.2059 0.2059 0.2121 0.2188 二 ： 0.8427 
1 + 2 0.2121 0.2121 0.2121 0.2188 — j 0.8551 
0 + 3 0.2188 0.2188 0.2188 0.2188 — I 0.8752 
4 + 0 I 0.1944 Q.2Q0Q 0.2059 0.2121 0.2188 | 1.0312 
3 + 1 0.2000 0.2000 0.2059 0.2121 0.2188 ) 1.0368 
2 + 2 0.2059 0.2059 0.2059 0.2121 0.2188 | 1.0486 
1 + 3 0.2121 0.2121 0.2121 0.2121 0,2188— | 1 力672— 
0 + 4 — — - — 02188 — o J m 0.2188 0.2188 i 1.0940 
i — i 
Table 2.1: Lifetime Reliability of Multi-core System with Constant Failure Rate. 
Weibull distribution, whose failure rate function h{t) = § . “)^ -^】，highly depends 
on its shape parameter (3. We set (3 = 4 in our experiment, implying an increasing 
failure rate with respect to time. The linear failure rate distribution has the hazard 
function h{t) 二 g + _ . t, where When Z) = 0, it reduces to an exponential 
distribution; when = 0, it becomes a Rayleigh distribution. Different from the 
Weibull distribution, the linear failure rate distribution may have non-zero failure 
rate at / = 0. We set a 二 0.03, 二 0.15 in our experiments. 
The number of embedded cores in the multi-core system is set to be (32 + 
w + V), meaning that the system has (32 + u) active cores while the remaining v 
cores are put aside at time zero. If an active core is detected to be faulty, the 
system replaces it with a spare one until there are no spares in the system. Then 
the system enters its degrading phase until the number of good cores is less than 
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Figure 2.3: Lifetime Enhancement of Multi-core System. 
32. In other words, this system has parameters « 二 32 + w + v, m = 32 +1/, and 
k 二 32. It becomes a load-sharing &-out-of-^2:G gracefully degrading system when 
V 二 0，and a standby redundant system when w 二 0. 
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2.7.2 Experimental Results and Discussion 
We discuss an issue that attracts attention: how much benefit can be expected 
from adding redundant cores into a multi-core system? As shown in Table 2.1, 
if we assume an exponential lifetime distribution, the sojourn time only depends 
on the number of active cores in the system, independent of the aging effect. With 
this assumption, we expect significant lifetime enhancement using redundant cores 
(around (w +v) times extension), as shown in the last column of Table 2.1, where 
we set 6h； = = 7. For instance, the system lifetime increases from 0.2188 to 
around 0.64 by employing two redundant cores. Clearly, this result does not con-
form to our common sense. In practice, IC products experience increasing failure 
rates over their life cycles. In this sense, a Weibull or linear failure rate distribu-
tion could be a better approximation of such wear-out effect, and bring us more 
reasonable results. 
Fig. 2.3 shows the lifetime enhancement achieved by redundant cores with 
Weibull and linear failure rate distributions for 0厂=3. The same quantity of redun-
dant cores could have different redundant schemes, and hence result in MTTF明 
deviations. In these figures, we simply plot the maximum MTTF^y^ achieved with 
the given (w + v) because the area overhead depends on the core quantity only. 
Needless to say, the lifetime reliability of multi-core systems is enhanced with 
redundant cores at the cost of area overhead. At the same time, the lifetime im-
provement gradually slows down with the increase of +v) . For example, see 
the curve for the case with 0h. = 25 in Fig. 2.7.1. The addition of first redundant 
core results in 26.66% lifetime extension; those of the second, third, and fourth 
one lead to 17.85%, 14.46%, and 9.34% extension, respectively. Consequently, 
designers need to set (w + v) with an appropriate value to tradeoff area overhead 
with lifetime extension, rather than set (w + v) as large as possible under the area 
overhead constraints. 
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, Sojourn Time (years) 
II+ v ^_^ i MTTF^y^ 
Q-Failure State 1-Failure State 2-Failure State 3-Failure State 4-Failure State I 
0+0 2.2039 — — Z I 2.2039 
"1+0 2.2153 0.5574 | — | — | — | 2.7727 
0+1 2.2039 0.5617 — — — | 2.7656 
[~2+0 2.2260 0.5601 0.3593 | 一 | — 丨 3.1453 
1+1 2.2153 0.5643 0.3581 二 二 I 3.1377 
0+2 2.2039 0.5617 0.3558 — — | 3.1213 
—3+0 2.2359 0.5626 0.3642 0.2398 — 丨 3.4025 
2+1 2.2260 0.5667 ^^0.3864 0.2578 — I 3.4368 
1+2 2.2153 0.5643 0.3613 0.2446 — j 3.3855 
0+3 2.2039 0.5617 0.3558 0.2375 — I 3.3588 
~4+Q 2.2452 0.5649 0.3633 0.2672 0.1555 | 3.5961 
3+1 2.2359 0.5689 0.3765 0.2754 0.1652 3.6219 
2+2 2.2260 0.5667 0.3663 0.2657 0.1750 [ 3.5995 
"1+3 2.2153 0.5643 0.3613 0 . 2 5 6 0 0 . 1 4 8 0 | 3.5426 
j _ — f~ 
0 + 4 2.2039 0.5617 0.3558 0.2375 0.1069 丨 3.4658 
Table 2.2: Lifetime Reliability of Multi-core System with Non-Exponential Life-
time Distribution (Weibull). 
We also need to place emphasis on the phenomenon that lifetime reliability 
highly depends on the scale parameters (i.e., and in the reliability func-
tions. There are two extreme cases. The first is Qp = 0冰，meaning that there is no 
difference between wait state and processing state in terms of the reliability func-
tion. It is essentially the so-called hot standby scheme. The second is — 
implying that an embedded core in the wait state is a cold standby component, and 
cannot fail. Taking the Linear failure rate distribution as an example, MTTF— 
values in these two cases are 6.4324, and 1.6690 with four redundant cores, as 
shown in Fig. 2.7.1. Due to this huge gap, we advocate to reexamine the conclu-
sions made under the hot or cold standby assumption, and deal carefully with the 
components in the wait state. 
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Figure 2.4: Variation in Lifetime Reliability with Workload. 
A closer observation for various redundant schemes is shown in Table 2.2, 
setting = 3, 二 10, a n d � = 1 0 . Due to the increasing failure rate, the multi-
core system contains no faulty cores in most of its lifetime, especially for systems 
suffering from severe wear-out effect. For example, consider the (32 + 2 + 1 ) 
multi-core system. Its sojourn time in the 0-failure state is 2.2260 years, while 
the expected value of its whole lifetime is 3.4368 years. From this perspective, 
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one core's failure may imply the entire system is old, and we cannot expect much 
residual useful lifetime. Another interesting observation is, given the number of 
redundant cores, the maximum M T T f ^ could occur with a hybrid redundant 
scheme. For example, the multi-core system with four redundant cores achieves 
its maximum lifetime when w = 3, and v = 1. 
Finally, we study the influence of workloads on the lifetime reliability, and 
plot the results for = 3 in Fig. 2.4, where the values of and X/ju are labeled 
as {A,B} in the legend and J = {L(10),if(25)}, B 二 {i:(5),M(10),//(20)}. As 
can be observed, the workload has significant influence on the lifetime reliability 
of multi-core systems, and should be paid much attention by designers. That is, 
with the increase of workload the system lifetime is significantly shortened, 
yet the scale of decrease in MTTF'^y^ is much smaller than that of the increase 
in workload. Consider 0,v = 10, and w + v 二 4 in Fig. 2.7.2 as an example. The 
M T T F ' y values are 4.5808, 3.6219, and 2.4750 for 尝=5, 10, and 20，respectively. 
We attribute this phenomenon to the wear-out effect of warm standby. 
2.8 Conclusion 
In this work, we present a general closed-form expression for the lifetime reliabil-
ity of load-sharing A:-out-of-":G hybrid redundant systems. The load assigned to 
the system is modeled using queueing theory. We integrate the various failure dis-
tributions for components in different operational states into our analytical model 
with their corresponding aging effect, which are then used to estimate the lifetime 
reliability of the entire system. Finally, the practical applicability of the proposed 
model is verified with several special cases, and numerical experiments. 
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2.9 Appendix 
Proof of Theorem 1 
CcLse L l<n-m. In this case, a surviving component's birth time t!) e set 
• • • Before t^, the component serves as a cold standby. After that, it 
alternates between the processing and wait states. Because the number of faulty 
components is no more than {n - m), there are exactly m active components in 
the system from t^ to L According to queueing theory, the utilization ratio of an 
M/M/1 queue is 智,where Xq is the arrival rate of this queue. In an equally load-
sharing system with m active components, Because the time scale of the 
system lifetime is usually much larger than that of task processing, the cumulative 
time in the processing state can be approximated as 态(/ — /勺.In addition, because 
the component is in either a processing or wait state from t^ to t, the cumulative 
time in the wait state 办’ t � = { t -1^) - p{t M) = (1 —念 
Case 11. i> n- m. It is important to note that the birth time of any component 
must be no later than /,,—„,，because any surviving component at time t {t > tc) 
has been configured as active at or before t y j . Therefore, the birth time t^ G 
,. • • ,tn—mY From t丨)to 1, there are m active components in the system. 
Thus, the utilization ratio in this period is Hence, a component's cumulative 
time in the processing state from t^ to is 备Jjn-m+\ — 一). From tj to tj+u 
—附 + 1 < 7 < ^ - 1), the system contains {n — j) active components. By the 
same argument, the component's cumulative time in the processing state from tj 
to /y+i is ( ^ ^ ( / y + i — tj). Similarly, from h to /，it is — k). Summing all 
these — + m + 1) terms up results in (2.1). As for \|/w(,，'�U), we compute it 
by {t 一 / 勺 - s i m i l a r to the computation for Case I. 
• 
Proof of Theorem 2 
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As is a closed interval, we can partition it into d sub-intervals according 
to state transitions: = To < Ti < Ti < • • • < Tj = t. To be specific, at any T] 
(1 < i < d - \ ) the component converts from processing mode to wait mode, or 
opposite. 
The initial reliability of a component is given by 
i^(ro) 二 勺=足 ( 0 ) , 
Then, for the first sub-interval 7]), suppose the component does not have 
tasks to process in this time interval. Then the reliability at time t (To <T < Ti) is 
given by 
By this equation, at the end of this sub-interval, we have 
Next, we analyze the second sub-interval. Using c to represent the accumulated 
aging effect in [7^，7\�, the reliability at T (7] < T < T2) can be written as 
Therefore, at the beginning of this sub-interval, 
” p 
We then compute c by the continuity of the reliability function, that is, the 
reliability function must satisfy the following constraints 
w = i ’ 2， . . .， J — 1 : 7 ^ ( 7 7 ) 二 
Thus, because o f i ? ( r f ) = R{T+), we obtain c - ( % [ � ) e � a n d hence 
Up "w 
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This equation implies that, if a component stays in the processing state for 
g；^，its age is the same as if it had stayed in the wait state for (T\ - .To). After 
a simple derivation, this equation can be further rewritten as 
Op Ow 
So, at time we have 
By generalizing the above calculation steps, the lifetime reliability of a com-
ponent at time t can be written as 
e ld/2\ 0 \d/2] 
及(0 二足（『 . I {T2i-T2i-l) + - - X (72/-1 - 72/-2)). 
”p i=] � / - I 
[d/2\ �"/21 
By Theorem 1, X {Tij-Tzi- i ) , and I (r�/—i — T!/—2) have been approx-
/=1 i=\ 
imated as \\fp{t,t^Ai), and respectively. Additionally, this conclusion 
is obviously independent of the component's starting state. Therefore, (2.3) holds. 
• 





AgeSim: A Simulation Framework 
Part of content in this chapter is included in the proceedings of IEEE/ACM Design, 
Automation, and Test in Europe (DATE) 2010 [47]. 
3.1 Introduction 
Advancements in semiconductor technology has brought with enhanced function-
ality and improved performance in every new generation. At the mean time, the 
associated ever-increasing power and temperature density makes the lifetime reli-
ability a serious concern in the industry, especially for the state-of-the-art system-
on-chips that contain one or more embedded processors [16, 41，95]. While the 
failure mechanisms have been extensively studied at the circuit level [15，23], the 
accurate analysis at system level is still not easy task. For example, some inte-
grated circuit products that have been shipped to market eventually have very high 
failure rates within the warranty period [78, 94], exposing the difficulties and im-
perfection of design process. 
Needless to say, designers need to make sure that their system meets the life-
time reliability requirement. To achieve this objective, when they make decisions 
48 
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that might affect reliability at design stage the wear-out effect must be taken into 
account. For example, various dynamic power/thermal management policies have 
been proposed for saving power and/or reducing power density in thermal hot spots 
and they have gained wide acceptance in the industry (e.g.，[12, 19, 92]). These 
policies apparently affect processors' lifetime reliability significantly because the 
latter is highly related to the operational temperature and supply voltage of cir-
cuits. We therefore need to decide which policies to include in the design and how 
to tune their parameters under lifetime reliability constraint. In addition, providing 
fault-tolerance capabilities on-chip by incorporating redundant circuitries is an ef-
fective way for lifetime reliability enhancement [8, 97]. How much redundancy is 
enough to ensure the system's service life is an important decision to make at de-
sign stage to achieve reliable yet low-cost designs. Moreover, for multi-processor 
SoCs, how do we allocate applications to processors has a significant impact on 
the stress upon them and different allocation strategies may lead to remarkably 
different mean time to failure (MTTF) of the system [52，49, 53]. Hence, again, 
when designers decide their task allocation strategies, they need to take the lifetime 
reliability factor into account. 
Since the stress on processors vary significantly at runtime with different work-
loads, making the right decisions for the above mentioned design issues is ex-
tremely difficult, if not impossible, without an accurate lifetime reliability simu-
lation framework. Obviously, it is unacceptable to build an experimental system 
and trace all the reliability-related factors over its lifetime (in the range of years) 
and use them for simulation. How to design an efficient yet accurate lifetime re-
liability simulator is therefore also a quite challenging problem, and there is only 
limited work in the literature in this domain [29, 82]. For the sake of simplicity, 
[29, 82] assumed an exponential lifetime distribution for each failure mechanism. 
In other words, the failure rate of the circuit is assumed to be only dependent on 
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its instantaneous behavior (e.g., temperature and voltage), independent of its usage 
history. This assumption is apparently inaccurate: a typical wear-out failure mech-
anism will have increasing failure rate as the circuit ages even if the operational 
temperature and voltage remain the same [46，50]. 
In this paper, we propose a novel aging-aware simulation framework for evalu-
ating the lifetime reliability of processor-based SoCs, namely AgeSim. AgeSim can 
simulate failure mechanisms with arbitrary lifetime distributions and hence is able 
to take their aging effect into account, which results in more accurate simulation re-
sults. In addition, AgeSim does not require to trace the system's reliability-related 
factors over its entire lifetime. Instead, tracing the representative application flows 
running on embedded processors once is sufficient for our simulation without sac-
rificing its accuracy much. 
The main contributions of our work include: We propose a so-called aging rate 
concept to "hide" the impact of the SoC's reliability-related usage strategies (e.g., 
various DPM policies, trigger mechanisms, and application flow characteristics) 
with a single value. We then present a mathematical proof on how to express reli-
ability function with aging rate and on the upper bound of inaccuracy induced by 
this approximation. This novel concept enables us to simulate the representative 
workloads once instead of simulating the SoC's activities over its entire lifetime. 
This model is sequentially extended to multi-processor systems with redundancy. 
We also present a novel simulation flow that extracts the distributions of proces-
sors' activities when executing representative workloads, which facilitates us to 
obtain the system's performance, MTTF，and energy consumptions efficiently. 
The remainder of this paper is organized as follows. In Section 3.2, we present 
preliminaries and motivation for this work. The proposed lifetime reliability sim-
ulation framework AgeSim is then introduced in Section 3.3. Next, Section 3.4 
details the calculation of aging rate with the simulation results of representative 
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workloads and validates its accuracy. We then extend the proposed lifetime relia-
bility model for MPSoCs with redundant processor cores in Section 3.5. Four case 
studies are conducted in Section 3.6 to demonstrate the flexibility and effectiveness 
of the proposed methodology. Finally, Section 3.7 concludes this paper. 
3.2 Preliminaries and Motivation 
There are many kinds of failure mechanisms that could result in permanent errors 
of ICs. The most representative ones are electromigration on the interconnects, 
TDDB in the gate oxides, thermal cycling, and NBTI on PMOS transistors [2]. 
These failure mechanisms have an increasingly adverse effect with technology 
scaling, and hence are serious concerns for the semiconductor industry. The soft 
errors that are caused by radiation effect, although also important, are not viewed 
as lifetime reliability threats because they do not fundamentally damage the cir-
cuit [76]. We therefore focus on the former in this work. 
3.2.1 Prior Work on Lifetime Reliability Analysis of Processor-
Based Systems 
While the above failure mechanisms have been extensively studied at the circuit 
level historically, it is essential to investigate their impact at the system level when 
analyzing the lifetime reliability of processor-based systems. This is because, these 
failures are strongly related to the temperature and voltage applied to the circuit [2， 
96], while the processor's temperature vary significantly at runtime with different 
workloads [52, 53]. In addition, today's electrical systems are essentially adaptive 
systems, which change their runtime behaviors for power/thermal reduction. To be 
specific, the DPM and/or DTM policies being widely used in the industry include 
thermal throttling [26], module shutdown [13], dynamic voltage and frequency 
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scaling (DVFS) [21], and task migration among processor cores [92]. All have 
significant impact on the stress upon the embedded processors and hence their 
failure rates, which makes the lifetime reliability analysis quite complex. 
Srinivasan et al. [95] described a so-called RAMP model for lifetime reliability 
analysis for microprocessors and proposed to conduct dynamic reliability manage-
ment (DRM) using this model. In this work, the authors assumed a uniform device 
density over the chip and an identical vulnerability of devices to failure mech-
anisms. Later, Shin et al. [91] introduced a structure-aware model that takes the 
vulnerability of basic structures of the microarchitecture (e.g., register files, latches 
and logic) to different failure mechanisms into account. Exponential distribution 
for failure mechanisms were assumed in [91, 95] (equivalently, there are no aging 
effect for failure mechanisms), which makes these models inherently inaccurate. 
There were also some recent work on simulation-based lifetime reliability anal-
ysis, which can be used to evaluate different DPM policies [29, 82]. These sim-
ulators contain a power management unit, implementing DPM policies, and a re-
liability monitoring unit, which gathers reliability-related information in the sys-
tem (e.g., temperature and voltage) and uses them to obtain instantaneous failure 
rates. Similar to [91，95], failure mechanisms' aging effect were not considered 
and hence they lead to inaccurate simulation results. 
With the more realistic non-exponential lifetime distributions, circuits' relia-
bility at a specific time point t depends on both its current reliability-related fac-
tors (e.g.，temperature) and its past aging effect [50]. That is, even if a processor 
experiences the same stress at two different time points, their failure rates are dif-
ferent. To achieve accurate simulation, one possible method is to trace the proces-
sors' temperature and its execution parameters that affects reliability (e.g., voltage 
and frequency) throughout the entire lifetime, compute the corresponding lifetime 
reliability sequence, and finally integrate it over time t to obtain MTTF. Let us 
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take the commonly-used Weibull distribution 足⑴ = e x p ( - (^)P) for describ-
ing reliability function [2] as an example, where the scale parameter a depends 
on reliability-factors that changes at runtime (including temperature T and proces-
sors' execution state s) and shape parameter (3 hides the reliability-related factors 
that do not vary with time (e.g., structural properties of the circuits). Here, (3 > 1, 
if the failure rate increases over time. Depending on the temperature and execution 
state, the time horizon can be divided into a series of intervals (say, d intervals). 
By using this method, denoting by a(J),Sj) the scale parameters in the / h interval 
and AyX the interval length, the reliability at the d^ ^ interval can be computed by 
Recently, Karl et al. [63] considered general lifetime distribution for failure 
mechanisms, and proposed to conduct DVFS according to reliability budget. In 
this paper, to verify the effectiveness of their proposed DRM policy, the authors 
conducted a 10-year lifetime simulation in their experiments using the above method. 
They collected real workload data from desktop computers and fill the 10-year time 
with randomly selected 1-hour workloads. Within each 1-hour period, they used 
a single temperature value to calculate reliability. This ignorance of temperature 
variation within the period results in lack of accuracy for their simulation results. 
Using a fine-grained simulation can mitigate the accuracy problem, however, it 
would lead to unaffordable simulation time. 
3.2.2 Motivation of This Work 
For systems at design stage, unlike in [63], it is impossible to obtain real work-
load information and simulate over its entire service life. In fact, due to the time-
consuming temperature simulation, we can only simulate the system's execution 
for a short period. Therefore, we are facing the following challenging problem: 
How to achieve efficient yet accurate lifetime reliability simulation with such lim-
CHAPTER 3. AGESIM: A SIMULATION FRAMEWORK 54 
ited information, when failure mechanisms follow arbitrary failure rate distribu-
tions? 
In addition, incorporating redundant circuitries on-chip is an effective way for 
lifetime reliability enhancement. Prior work (e.g., [29]) models multi-processor 
systems as parallel-serial systems [66] and calculates the lifetime reliability of the 
entire system accordingly. Using this model, however, also leads to inaccurate 
analytical results as it assumes all processors experience the same aging effect 
before they fail. Let us consider a standby redundant multi-processor system as 
an example. In such system, certain processors are initially set as spares and they 
become active only when some other active ones fail. Apparently, at the time 
point that a spare processor become active, it has a much smaller failure rate when 
compared to those processors that have already functioned for a long period. This 
effect, however, cannot be captured in the parallel-serial model. Consequently, 
how to take the various aging effect of different processors in a multi-processor 
system when simulating its lifetime reliability is also a challenging problem. 
The above challenges motivate the proposed simulation framework investi-
gated in this paper. 
3.3 The Proposed Framework 
Different from previous work, we propose to trace the representative workloads 
running on embedded processors in a fine-grained manner and use them to ana-
lyze the system's lifetime. This is feasible because as long as the probability of 
the target system being in each execution state and the temperature distribution 
obtained by the proposed approach conform to that in the whole service life, it can 
be used to represent the usage strategy of the system. In other words, the recorded 
information in this time duration is consistent with the usage strategy of the entire 
lifetime. Thus, if we can find out a quantity Q. (namely aging rate) that is able 
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to capture the impact of the processor's usage strategy on its aging effect and at 
the same time it is independent of time t, we are able to evaluate the processors' 
reliability with arbitrary failure distribution at any time in its service life. Before 
describing how to calculate Q in detail (see Section 3.4)，let us present the overall 
lifetime reliability simulation framework in this section. 
Our fine-grained simulator AgeSim, used to evaluate the influence of various 
usage strategies on processor-based SoCs, is composed of three closely-related 
parts: power/thermal manager,power simulator, and temperature simulator, form-
ing a feedback control loop, as shown in Fig. 3.1. Here, usage strategy of a system 
includes its application flow characteristics (e.g., the distribution of application ser-
vice time), power states, and trigger mechanism for state transitions. For systems 
containing more than one processor core, it also includes load-sharing strategy 
among multiple cores, and redundancy scheme (e.g., gracefully degrading sys-
tem), if any. Note that, we mainly consider the lifetime reliability of processor 
cores in AgeSim as they typically experience the highest wear-out stress in the sys-
tem when compared to other hardware resources (e.g., peripherals). If, however, 
the reliability of these components are also of concern, our simulator can be easily 
extended to include them in the simulation framework. 
The power/thermal manager determines the execution state of processors in 
the next time step based on what have occurred in the current time step. It is 
viewed as a black box, whose inputs and outputs are clear but can be implemented 
in any proper manner (power state machine is one of the choices [82]). It is worth 
noting that if the target system is an MPSoC, this part should include an appli-
cation scheduler, which determines the processor cores that are used to execute 
each application. The power simulator evaluates the power consumption of every 
component according to their execution states and current application. The tem-
perature simulator then takes the power consumption values and the temperature 
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Figure 3.1: Lifetime Reliability Simulation Framework - AgeSim. 
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in the previous time step as inputs to obtain the temperature in the current time 
step. In AgeSim, we integrate HotSpot [92] into our simulator for accurate tem-
perature computation. In our current implementation, temperature is used to trig-
ger the execution state changes for a particular processor, if any. In case that the 
system's DPM/DTM policy requires other trigger mechanisms (e.g., processors' 
activity count [19]), they can be easily integrated into our simulation framework. 
During simulation, we record the fine-grained temperature and execution state 
for every processor in each time step into a trace file. They are then used to com-
pute the aging rate iQ and the expected lifetime of the system. At the same time, 
AgeSim also outputs the performance (e.g., mean response time) and energy con-
sumption based on the traced information, which facilitates designers to evaluate 
their system from various aspects. 
3.4 Aging Rate Calculation 
According to earlier discussions, the key issue to achieve efficient yet accurate 
lifetime reliability simulation is to compute a time-independent aging rate Q. ef-
fectively with the limited traced information for representative workloads, so that 
we can express reliability as a function of Q and t. This section shows how to 
achieve this objective using mathematical analysis. We tackle this problem by two 
steps: we first deduct a close-form lifetime reliability flinction with processors' 
time-varying operational states and temperature according to the reliability defini-
tion and property (Section 3.4.1), and then extract the time-independent aging rate 
parameter from this function (Section 3.4.2). The so-called representative work is 
then discussed in Section 3.4.3. Sequentially, the accuracy of the proposed model 
is validated in Section 3.4.4. Finally we discuss some miscellaneous issues in Sec-
tion 3.4.5. It is important to note that, we target general failure distributions and 
we capture the aging impact of different workloads on processor cores, instead of 
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simply averaging out the aging-related parameters. 
3.4.1 Lifetime Reliability Calculation 
Existing circuit-level reliability models for hard failure mechanisms are not read-
ily applicable to analyze processors' lifetime because their operational state and 
temperature vary significantly at run-time. We therefore propose a new high-level 
analytical model in this work. 
Let 足（Z，0) be a general failure distribution, where 0 represents the general 
scale parameter by which time t is divided. For instance, a is the scale parameter 
in Weibull distribution 兄= e x p (— (^)^)- As mentioned before, this parameter 0 
is a function of temperature T. In addition, it also depends on several parameters 
that vary with processors' execution state, e.g., supply voltage and frequency for 
DVS-enabled processors. We therefore introduce another variable s to represent 
execution state and imply the state-related parameters. With these two variables, 
0 can be written as 6(7, •s). Without loss of generality, we assume there exists a 
set of possible execution states s and denote the set as S. 
As both T and s vary with respect to time t, we consider a finite sequence 0 = 
Xq < Ti < .. • < x^ = / as a subdivision of time horizon [0，including d intervals. 
Each interval j has the length AyX = Ty — T/-i and corresponds to a subsequence 
of temperature under a fixed operational state sj. For all 8 > 0, there exists 5 > 0 
such that if the length of the largest interval [t/,T/+i] 0 = argmaxy(T/+i -Ty)) is 
less than 5，the temperature variation within any interval is less than £. Thus, for 
each interval j we can select an arbitrary temperature value from its temperature 
variation range for the entire interval, denoted as 7). The corresponding scale 
parameter is therefore 
With the general failure distribution 兄(/,0)，since time t is divided by scale 
parameter, the reliability at time T in the first interval (i.e., Xo < < X\) can be 
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expressed as 
0 
则=足（e(:n，巧•（T 一 To))， ^ o < x < T i (3.1) 
Then, we move to consider the f " interval, where j > 1. Denoting by c j the 
accumulated aging effect at the end of the / h interval. Apparently, cq = 0. The 
lifetime reliability at time T (xy-i < x < T/) is 
0 
尺⑴ 二 足 ( O - l + WT^r-^ . (T —T/-1)), T/-1 < T < T y (3.2) 
With this equation, at the end of this interval (i.e., T = T~) 
0 
尺 ( V ) = 兄 ( o - i + . (^ y - V-1)) (3-3) 
This time point is also the beginning of the (J-h interval. Therefore, we 
have 
= (3.4) 
By the continuity of reliability function, we have 二 and we can 
express c j as: 
0. = c:,_i + ‘ . ( T r T , . _ i ) (3.5) 
With this expression, we obtain the reliability at time t 
= 足 ‘ 却 ) ） （3-6) 
Taking limit as maxyAyX — 0 and (i 一 ^o, we have 
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m = lim f ( 3 . 7 ) 
maxyAyt-^0 7 = ' � ” J' 
In this equation, the state parameter Sj in any time interval j must belong to 
the set S. We introduce an indicator function l i to represent whether the state in 
the / h interval is s. That is to say, if in the f ^ time interval the processor is in 
execution state .s", this function equals 1; otherwise, it is zero. With this notation, 
we can express the aging effect in various states separately and rewrite Eq. (3.7) 
as their summation, i.e., 
耶）：足(e.I： hm i ^ - M ) ) (3.8) 
For integration, we define a filter function over time horizon such that it 
is one if T falls into an interval with state s while zero otherwise. Therefore, we 
have 
_ = 蒂 I圳 （3.9) 
3.4.2 Aging Rate Extraction 
In the above, we have successfully express processors' reliability function using 
their high-level operational states and temperature values. However, as we in-
tegrate over time in Eq. (3.9)，we have not obtained the time-independent 
quantity yet. Fortunately, on the time horizon, the temperature T is a function of 
time T. With this observation, we define \\f{T,s)dT as the accumulated time in state 
s in an infinitesimal temperature interval dT around T and use it to substitute dx in 
Eq. (3.9), leading to 
_ =兄 ( e . I：厂丄•似厂如门 （3.10) 
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The only term depending on time in Eq. (3.10) is \j/(7>). We use Ks to rep-
resent the probability a core being in state s, and v(r,.y) to indicate the condi-
tional probability density function of a core having temperature T, given state 
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Figure 3.2: Temperature Distribution Examples. 
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These values can be easily extracted via simulation. Fig. 3.2 shows two ex-
ample temperature distributions extracted from the trace file for applying random 
task allocation on a 9-core processor (see Section 3.6,3 for detail). The accu-
mulated time can therefore be expressed as the product of three quantities, i.e., 
= Ks. v ( 7 > ) • t. Substituting it back to Eq. (3.10)，we have 
= 厂 ( 3 . 1 1 ) 
We define 
oo 
/ ( 3 . 1 2 ) 
Since the current time t is independent of all terms in the definition of we 
have successfully obtained a time-independent variable Q, referred as aging rate, 
to express the reliability at time t as 
R{t) = 1l{Q-a-t) (3.13) 
It is necessary to highlight that, since the characteristics of the representative 
workloads is consistent with that of entire lifetime, this equation is applicable for 
any time t in the entire service life. Consider Weibull distribution, that is，足(/) 二 
exp ( — (^)P). Substituting it into Eq. (3.13) yields 
R{t) 二 exp (— { ^ ^ f ) = exp (— . t f ) (3.14) 
Another point that should be highlighted is how to obtain the scale parameter 
%{Tj,Sj) with its parameters Tj and sj. As discussed before, existing circuit-level 
models for failure mechanism cannot be used directly, because they assume con-
stant temperature and fixed aging-related parameters throughout the entire service 
life. For example, a widely-accepted lifetime reliability model for electromigration 
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is given by MTTFEM -(厂w x FY•、赵[39], assuming fixed absolute temperature 
r , supply voltage V^^ and clock frequency / . Here, Ea and k are material related 
constant and the Boltzmann's constant respectively. However, since temperature 7} 
and operational state s j that implies state-related parameters (e.g., supply voltage 
and frequency) at the 产 time interval can be assumed as constant parameters with 
our fine-grained tracing, existing failure models can be used to calculate 0(7}，；) 
for this particular time interval. 
If the target system contains one or more processors without redundancy (the 
number of processor cores is n), given core i，s aging rate Q.sj in each state the 
system's service life can be simply computed by integrating the system reliability 
over time t, i.e., 
oo 
MTTF= 足 厂 ( 3 . 1 5 ) 
Q /=1 
3.4.3 Discussion on Representative Workload 
Recall that the representative workload is intuitively defined as the time duration in 
which the recorded information is consistent with the usage strategy of the entire 
service life. In this section, we transfer this description to mathematical language 
and theoretically elucidate the impact of this time duration on the estimation error 
of lifetime reliability. 
For a system with certain usage strategy, if there exists a time interval with 
duration T ^ � M T T F such that the temperature distribution for each state remains 
the same for any time interval + the workload in an arbitrary interval [/,/ + 
Tj] is a representative one. 
The computation of mean time to failure with aging rate is essentially an ap-
proximation. Hence we are interested in the associated inaccuracy. The actually 
mean time to failure of the system that is approximated with the following equa-
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tion in AgeSim reaches its extreme values in the cases that there is a reliability 
stress impulse with integral T^ • Q at the very beginning of every time duration T^ 
(named case (a)) and that at the end of time duration (named case (b)). We denote 
by MrrFmin and MTTF職 the mean time to failure in these two cases because 
the real value must be no less than MTTFn^n and cannot exceed MTTF醒. 
oo 
MTTFapprox = J ^{e-Q-t)dt (3.16) 
0 
As depicted in Fig. 3.3, the area inside the dotted curve is the system real mean 
time to failure while that in the solid rectangles show the extreme values, which 
can be expressed in the form 
oo 




M T T F - x 二;£ 足（0. . / • T；J . (3.18) 
i=Q 
Clearly, the system lifetime reliability is overestimated and underestimated to 
the greatest extent in these two cases respectively. Thus, the estimation error of 
an arbitrary system must be no more than the difference between MTTFmm and 
MTTF腿，namely, 
EMTTF 三 \MTTF - MrrFapprox 
< MTTF薩—MTTF^in (3.19) 
Substituting Eq. (3.17) and Eq. (3.18) into this expression we have 
eMTTF = (3.20) 
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Hence the relative error has upper bound 
^ ^ ^MTTF ID …1、 
� T T F �丁 矿 MTTF (3.21) 
Since r[MTTF is proportional to t山 in case ofx^ < MTTF the estimation error 
can be negligible (or V[mttf ~ 0). In other words, as long as the time duration 
of representative workload is much smaller than the expected service life (in the 
range of years), the approximation applied in AgeSim is perfectly acceptable. 
3.4.4 Numerical Validation 
In this section, we provide some numerical evidences to demonstrate the accuracy 
of the proposed method. Consider the aforementioned 9-core processor again. We 
compute its aging rate Q with the trace file for one hour and then use to calcu-
late the system's lifetime reliability according to Eq. (3.13). For comparison, we 
have also tried to calculate the reliability according to the method used in [63]. 
Here, we trace the system operations for one hour and fill the system's service 
lifetime with workloads that are consistent to the system's usage strategy. We then 
use the average temperature value to calculate the lifetime reliability of the sys-
tem. Both are compared with the results calculated by the definition of Weibull 
failure distribution directly, which has exactly the same workload as that for eval-
uating the method in [63]. The system lifetime reliability obtained using these 
three approaches are shown in Fig. 3.4. As can be observed from this figure, the 
proposed AgeSim can achieve almost identical reliability values when compared 
to that computed according to reliability definition. Using average temperature to 
obtain lifetime reliability, however, results in quite large errors. 
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3.4.5 Miscellaneous 
Besides the aforementioned mean time to failure, many interesting lifetime reli-
ability metrics can be derived from the proposed simulation framework. This is 
because we are able to express the reliability at an arbitrary time t with the aging 
rate (see Eq. (3.12)), which enables the derivation of any reliability metrics, such 
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Figure 3.4: Accuracy Comparison. 
as the reliability and failure rate at a certain time. For example, some design speci-
fications set the lower bound of reliability at the end of warranty, i.e., R{ty^ < Rreq-
With AgeSim we can simply verify whether the following condition is met, where 
Q is the proposed aging rate. 
= (3.22) 
If the failure rate at time t is an important metric in some situation, we can 
express it by substituting Eq. (3.12) into the following definition, namely, [106: 
“、 卿 ） 1 
¥ . • (3.23) 
It is also worth noting that the proposed method could be easily extended to an-
alyze systems with multiple representative workloads (e.g., multi-mode MPSoCs 
[79]). We can organize these workloads into a hyper-workload according to their 
occurrence probabilities, and then take it as the input to AgeSim. Alternatively, 
we can extract the aging rate Qi and occurrence probability pi for every execution 
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mode with representative workload i. Similar to the above mathematical deduc-
tion, the unified aging rate is simply 
队 = Jj:ii.Pi (3.24) 
i 
3.5 Lifetime Reliability Model for MPSoCs with Re-
dundancy 
In this section, we extend the previous model to analyze MPSoCs with redundant 
processor cores. Consider an MPSoC containing a set of {1’，• • , � } identical pro-
cessor cores and it functions if no less than k components are good (e.g., Sony 
playstation game console requires seven out of eight synergistic processing ele-
ments in Cell processor to function [93]). The usage strategy of such a system can 
be changed a few times during its service life. For example, for gracefully degrad-
ing system, initially all cores are good ones and they share the system workload. 
Once a core fails, the workloads originally assigned to it need to be shared by the 
surviving cores, leading to heavier stress on them. Therefore, according to the us-
age strategy of cores, we divide the time horizon into several stages. In each stage, 
the usage of each core follows a fixed strategy. 
Let us use R i / { t ) to denote the reliability of core i at stage i. It depends on 
not only the characteristic at stage £, but also that at previous stages. Without 
loss of generality, we assume core i can be in a series of states Sj at stage j. 
Accordingly, the aging rate and probability in state s G Sj are referred as and 
Tisjj, respectively. With these notations, the reliability of core i at stage £ can be 
expressed as 
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It is important to note that probably not all cores are surviving or in power-on 
state at this stage. Let Li be the set of power-on surviving cores at stage L If any 
one of them fails, the system will leave stage £ and enter stage + 1) or becomes 
faulty. Therefore, the conditional probability that the system remains in stage £ at 
time t provided the past events h^ is given by 
= (3.26) 
iELf, 
The history hf can be characterized by two vectors: the events ef = {ei,--- ,e£} 
and their occurrence time tf = {“，•. •，々 }. For instance, 62 = {core 15 fails, core 
6 fails} and t2 二 {/�，,2} represent that at time t] core 15 fails and at time t2 core 
6 fails. The vector e^ directly affects the set of good cores with power supply 
We can therefore rewrite Eq. (3.26) as 
P'/'{t\tf,ee)= n 足乂0 (3.27) 
i^LiCi) 
To uncondition it, we consider vectors e^ and U separately. We do not know 
the exact occurrence time of the past i failures, but we are certain that the event 
must occur before current time t (i.e., within time [0，/]), the (£ - 1产 event occurs 
before the & one (i.e., in [0,/^]). Hence, we have an inequality that 0 < /i < ,2 < 
. . . < 一々1 < ti. On the other hand, since all power-on cores are likely to have 
failures, the possible first i events of the system may not be unique. To include all 
possible cases, we denote them by a set TLi. By the theorem of total probability, 
the unconditioned probability is 
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t‘ h h 
巧)’乂0 = f d t e I … 卜 X (3.28) 
0 0 0 吹 
Since our redundant system functions if no less than k cores are good, the 
reliability of such a system is equivalent to the sum of probability for a series of 
events that exactly i core failures happen before time t. Its service life hence can 
be calculated as 
MTTF- 二 I X 广严(Od, (3.29) 
0 “ 
3.6 Case Studies 
In this section, we conduct four case studies to show the flexibility and effective-
ness of the proposed AgeSim simulation framework. Due to the lack of public 
benchmark workloads, we use high-level synthetic workloads in our simulation, 
which are an application flow consisting of a large number of applications. For 
each application, their power consumptions at each execution state are given. We 
evaluate the lifetime reliability of processor-based SoCs with various system load 
p and it is obtained as follows. The application arrival to the system is assumed as 
a Poisson process with arrival rate X, while the service time is an exponential dis-
tribution with mean I/ju in our case studies ^  Denoting by n the number of cores in 
the system, system load p is defined as X/nji. In practice, designers should provide 
the above information when running representative workloads on their systems. 
Our framework is applicable for any failure mechanism model or the combi-
nation of these models. Due to the lack of public data on the relative weights 
for various failure mechanisms, however, we select to use electromigration model 
presented in [39] in our case studies and the parameters are set as follows: the 
I Our framework is applicable for any application flow characteristics. 
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cross-sectional area of conductor Ac = 6.4 x lO'^cm^, the current density J = 
1.5 X 10^A/cnp- and the activation energy Ea = 0A8eV. In addition, we use 
Weibull distribution to describe wear-out effect with shape parameter (3 = 4.0， 
implying increasing failure rate with respect to time. 
3.6.1 Dynamic Voltage and Frequency Scaling 
We first show the basic functionality of AgeSim with this case study, that is, it can 
be used to characterize the SoC with single processor core. In this experiment, 
three potential DPM policies are compared. 
With DVFS, a processor core can be in one of four states: high voltage run, low 
voltage run, high voltage idle, and low voltage idle, as shown in Fig. 3.5(a). Here, 
high voltage suggests the supply voltage Vdd, while low voltage corresponds to 
9^%Vdd or (denoted as DVFS 1 and DVFS2, respectively). A core is in run 
state if it has applications to perform, while in idle state otherwise. When the pro-
cessor's temperature is higher/lower than a threshold ThITl, it decreases/increases 
its supply voltage and frequency. The processor's voltage does not change for the 
transitions between run and idle state due to the associated high overhead. We set 
Th = 348.15火 and Tl 二 338.15A：. Based on the model proposed in [20], the time 
required for voltage changes in DVFSl and DVFS2 is IIjas and AAiJs, respectively. 
The frequency and power consumption in various states are computed according 
to the model presented in [13]. 
Three cases are compared: DVFSl, DVFS2, and no DVFS. Fig. 3.5(b) shows 
the lifetime reliability metrics in these three cases with different system workloads 
and their expected service lives are shown in Fig. 3.5(c). When the system load 
is only 0.1，the aging rates caused by three configurations are almost the same. 
This is because, when the workload is too light, the DVFS policy is applied only 
in very rare cases. In other words, the core alternates between high voltage run 
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Figure 3.5: The Impact of Dynamic Voltage Frequency Scaling. 
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and high voltage idle states in the major portion of its lifetime, and seldom enters 
the low voltage states even if DVFS is used (see Fig. 3.5(d)). Note that, the bars in 
each group in Fig. 3.5(d) (e.g., nine bars on the left side for No DVFS case) rep-
resents system load 0.1-0.9 from left to right. With DVFSl, when the system load 
increases, as long as the workload is not too heavy, the aging rate increases, but 
the growth rate is lower than that without DVFS due to the fact that the processor 
spends more and more time in low voltage states with the increase of workloads. 
An interesting phenomenon is that when the system load increases to 0.9，the aging 
rate of DVFSl case decreases. We attribute it to the fact that the processor remains 
in the low voltage states all the time with such high workload (see Fig. 3.5(d)). 
Next, we move to consider DVFS2, wherein frequency, voltage, and power con-
sumption in low voltage states are much smaller than those with DVFSl. In this 
case, when the system load is greater than 0.2, its aging rate starts to decrease. 
This is due to the fact that the circuit spend more time in low voltage state with the 
increase of workloads, while the wear-out stress in low voltage run state becomes 
even lower than that in high voltage idle state with DVFS2. 
As discussed in Section 3.3, the performance and power consumption can also 
be obtained with AgeSim. The results for all cases are shown in Fig. 3.5(e) and 
Fig. 3.5(f), respectively. We observe severe performance degradation and some 
power savings by applying DVFS policy when the system load is high (e.g., p > 
0.8). 
3.6.2 Burst Task Arrival 
When a system is used to process the application flows with different character-
istics, its lifetime reliability might be different, which can also be captured by 
AgeSim. 
In this case study, we consider the normal task arrival that has been introduced 
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Figure 3.6: The Impact of Burst Task Arrival. 
in the experimental setup and the burst task arrival with which the application 
arrival to the system follows Poisson process and every time X tasks arrive simul-
taneously. We set ?r{X = 1 } - 0 . 3 , ？r{X = 2} 二 0.5, and ？r{X = 3} = 0.2. The 
system load p in the “burst” cases is defined as E[X\K/niu. As shown in Fig. 3.6(a), 
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given the same system load the dynamic voltage and frequency scaling policy re-
sults in more significant lifetime extension in case of burst task arrival, especially 
when the system workload is not heavy. We attribute this phenomenon to the fact 
that the system tends to frequently alternate between run and idle states in case of 
normal arrival while less frequently in the other case. Thus with burst task arrival 
the system has sufficient time to cooling down and hence the temperature in the 
idle states is lower. When the system workload increases to 0.8，the system sel-
dom remains in the idle states with either burst or normal arrival and therefore the 
lifetime reliability enhancement in two cases are almost the same. AgeSim also 
show that, as expected, the performance of the system with burst arrival is much 
worse than that with normal arrival in case of heavy system workload, as plotted in 
Fig. 3.6(b). This observation is also obtain from the trace file for lifetime reliability 
evaluation. 
3.6.3 Task Allocation on Multi-Core Processors 
AgeSim is also applicable for multi-core system and it can evaluate the influence 
of system-level policies, such as task allocation strategies. 
Due to process variation, processor cores in a homogeneous multi-core proces-
sor may have different operational frequencies. When an application arrives at the 
processor, a simple method is to randomly choose any available core to process 
this task, namely random strategy. To optimize performance, however, one may 
use the available core with the highest frequency to process it. We call this strat-
egy as performance-aware strategy. Two application schedulers are implemented 
in our simulator accordingly. 
Considering a 9-core processor with cores running at different frequencies (the 
maximum difference is 30%), we analyze the aging rate of each core WiXh AgeSim 
and show the result in Fig. 3.7(a). When performance-aware strategy is used, we 
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can observe significant variance among aging rates of different cores, especially 
when system workload is low. This is expected because those high-frequency 
cores are used much more often than those low-frequency ones under such cir-
cumstances. In contrast, the difference of cores' aging rates is relatively small if 
random allocation is assumed. Their impact on MTTF can be seen in Fig. 3.7(b)， 
in which the lifetime reduction caused by unbalanced usage is quite serious when 
the system load is smaller than 0.5. When the system workloads become very high 
(e.g., p = 0.9), the aging rates with the two different allocation strategies are simi-
lar. This is because all processor cores are busy in most of their lifetime no matter 
which allocation strategy is chosen. In addition, the benefit of the performance-
aware allocation strategy in terms of performance is shown in Fig. 3.7(c), which 
has a shorter mean response time. 
3.6.4 Timeout Policy on Multi-Core Processors with Gracefully 
Degrading Redundancy 
We have extended the proposed model to analyze the system with redundancy in 
Section 3.5. The case study presented in this section is to demonstrate a concrete 
instance. 
Timeout policy is widely-used for power savings in electronic products. This 
experiment examines its impact on lifetime reliability. We consider a 8-out-of-9: 
G system, meaning that 9 cores are fabricated in such a system, and as long as no 
less than 8 cores are good the entire system is functioning. The system is used in a 
gracefully degrading manner. That is, all good cores share the workloads. When a 
core is detected as defective, the system is reconfigured as an 8-core processor. We 
analyze the aging rate of a single processor core for the two cases when 9 cores 
and 8 cores share workloads, and then compute the expected service life of the 
system using the proposed model in Section 3.4. 
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Fig. 3.8 shows our simulation results. We observe significant lifetime exten-
sion with timeout policy when the system workload is low (e.g., lower than 0.4). 
This is because cores spend a large share of its lifetime in power down state (see 
Fig. 3.8(b)) with negligible failure rates. With the increase of workloads, the time-
out policy cannot provide much benefit in terms of lifetime reliability. This is be-
cause, as shown in Fig. 3.8(b), when processor cores become busier, they seldom 
enter the power-down state. 
3.7 Conclusion 
With the relentless scaling of CMOS technology, the lifetime reliability of processor-
based SoCs has become a serious concern for the industry. To meet the reliability 
requirement, designers need to know the impact of various usage strategies on the 
system lifetime. To facilitate this process, this paper proposes an accurate yet ef-
ficient simulation framework, which is applicable for evaluating any DPM/DTM 
policies, application flow characteristics and even task allocation algorithms, by 
tracing the system's reliability-related factors for representative workloads only. 
Four case studies are conducted to demonstrate the effectiveness of the proposed 
framework. 
• End of chapter. 
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Chapter 4 
Evaluating Redundancy Schemes 
The content in this chapter is included in the proceedings of IEEE/A CM Interna-
tional Conference on Computer-AidedDesign (ICCAD) 2010 [48:. 
4.1 Introduction 
As technology advances, industry has started to employ multiple processor cores 
on a single silicon die in order to improve performance through parallel execution. 
Such chip multiprocessors, also known as multi-core or many-core processors (de-
pending on the number of cores on the die), being much more power-efficient than 
unicore processors with extremely high frequency, have become increasingly pop-
ular [36]. Several large-scale CMPs, such as the nVidia 128-core GeForce 8800 
GPU [77] and the Intel 80-core teraflop processor [108], have been built in recent 
years. Various research groups have also predicted that thousand-core processors 
will be commercialized over the next decade [4, 17]. 
While the relentless technology scaling has brought with it enhanced ftinc-
tionality and improved performance in every new generation, the wear-out-related 
errors have an increasingly adverse effect to result in permanent failures of the cir-
83 
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cuits. The lifetime reliability of today's high-performance integrated circuits has 
thus become a serious concern for the industry [95, 104, 90, 62]. 
One method to obtain defect-tolerance capabilities is to incorporate redundant 
circuits in a system and use them as replacements when some units are faulty. 
This strategy has been proved to be very effective to keep a high manufactur-
ing yield for large-scale ICs. In particular, for multi-core processors, as a single 
processor core becomes inexpensive when compared to the entire system, employ-
ing core-level redundancy is a more attractive solution than introducing complex 
microarchitecture-level redundancy and has been practiced in the industry. For ex-
ample, the 192-core Cisco Metro network processor [25] contains four redundant 
cores for yield improvement. Redundancy can be also used for lifetime reliabil-
ity enhancement of IC products. Again, while introducing microarchitecture-level 
redundant structures (e.g., [97]) is cost-effective for multi-core processors with a 
few embedded cores, for large-scale CMPs containing tens to hundreds of proces-
sor cores, core-level redundancy is an attractive solution to extend their lifetimes. 
For multi-core processors with core-level redundancy, there are many ways to 
make use of the redundant cores. We can configure some cores as standbys and use 
them only when some of the active cores fail. We can also activate all the available 
cores from the beginning and remove the faulty cores during the system's lifetime. 
Moreover, we have the freedom to dynamically configure which cores to serve as 
active cores and which cores to serve as spares at a specific time. As ICs，wear-out-
related failure rates are significantly related to their operational conditions such as 
temperature and/or voltage, the above strategies result in different stress on the 
aging of the processors. How to characterize the lifetime reliability of multi-core 
processors with different usages is therefore an important and relevant problem. 
To address the above problem, in this paper, we explicitly consider the tem-
perature variations caused by workloads in our analytical model to estimate the 
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lifetime reliability of multi-core processors with various redundancy schemes. To 
be specific, we introduce a parameter namely wear-out rate to reflect a core's ag-
ing effect in its different operational state, which is computed with the temperature 
distribution of the core. We then model the lifetime reliability of multi-core proces-
sors using wear-out rates. Finally, extensive experiments are conducted to compare 
multi-core processors in terms of both lifetime reliability and performance, under 
various workloads, service time distributions, and redundancy configurations. 
The remainder of this paper is organized as follows. Section 4.2 reviews re-
lated prior work and motivates this paper. Our analytical model for the lifetime 
reliability of a processor core is then detailed in Section 4.3 and we use this model 
to investigate the impact of various redundancy schemes on the service life of 
multi-core processors in Section 4.4. Next, Section 4.5 and Section 4.6 present 
our experimental methodology and experimental results. Finally, Section 4,7 con-
cludes this work. 
4.2 Preliminaries and Motivation 
4.2.1 Failure Mechanisms 
Due to device wear-out, IC products suffer from various types of intrinsic failures, 
which manifest themselves after some time of operation and hence determine the 
circuits' service life. Major intrinsic failures include TDDB in the gate oxides, EM 
in the interconnects, NBTI stresses that shift PMOS transistor threshold voltages, 
and thermal cycling. 
Many widely accepted reliability models for the above failure mechanisms at 
device- and circuit-level have been proposed and empirically validated by academia 
and industry [15, 35, 1, 2, 114] and it is shown that they were strongly related to 
the temperature and voltage applied to the circuit. These models, however, are 
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not readily applicable in characterizing the lifetime reliability of multi-core pro-
cessors, because they assume constant temperature and voltage while these values 
vary significantly at runtime. 
Failure rate function gives the conditional probability that a failure will happen 
for the first time at time t. It provides an instantaneous rate of failure and uniquely 
determines a reliability function, which gives the probability that a system will 
not fail up to time t. Mean time to failure is defined as the expected value of 
failure distribution and expressed in time (e.g., hours) per failure. In a special 
case when we have exponential failure distribution, MTTF is simply the inverse 
of the failure rate. The assumption for exponential failure distribution is widely-
used in the literature mainly due to its easy computational tractability. In practice, 
we expect increasing failure rates as systems grow older and it is suggested to 
use non-exponential distributions, such as Weibull distribution and/or lognormal 
distribution, to describe the influence of hard errors [97, 1, 110]. 
4.2.2 Related Work and Motivation 
While the fundamental causes of the above failure mechanisms have been stud-
ied for decades, it has recently re-attracted lots of research interests, due to their 
increasingly adverse effect with technology scaling. 
Processor lifetime reliability is significantly affected by its operating condi-
tions, which vary with different applications running on the processor. In [95, 97], 
Srinivasan et al. proposed an application-aware architecture-level model, namely 
ramp model, which is able to dynamically track lifetime reliability of a processor 
according to changes in application behavior. In this model, the authors assumed 
a uniform device density over the chip and an identical vulnerability of devices to 
failure mechanisms. Later, Shin et al [91] defined reference circuits and intro-
duced a structure-aware model that takes the vulnerability of basic structures of 
CHAPTER 4. EVALUATING REDUNDANCY SCHEMES 87 
the microarchitecture (e.g., register files, latches and logic) to different types of 
failure mechanisms into account. It should be emphasized that both Srinivasan's 
and Shin's models target unicore architecture. Coskun et al. [29] introduced two 
analytical frameworks for the lifetime reliability of multi-core systems: a cycle-
accurate simulation methodology and a statistical one, assuming uniform device 
density. 
Some of the above models (e.g., [95，29]) assumed exponential failure distri-
butions (i.e., constant failure rate) and thus cannot capture the processors' accu-
mulated aging effect. Consider NBTI as an example, the increase of threshold 
voltage AF//J at time t highly depends on the usage history of the transistors. The 
above models thus cannot predict the lifetime of the circuits accurately. In [97], 
the authors modeled processors with microarchitecture-level redundancy as series-
parallel failure systems with lognormal failure distribution and used a simple MIN-
MAX analysis to determine the system lifetime. This model, however, is not appli-
cable for analyzing the lifetime reliability of multi-core processors with core-level 
redundancy. Firstly, it cannot reflect the load-sharing feature of multi-core proces-
sors. As highlighted in [72], a failure on the load-sharing system typically results 
in heavier workload on surviving components. The Monte Carlo simulation used 
in [97] cannot capture this feature. More importantly, series-parallel model is not 
applicable for many often-used configurations, such as standby redundant system, 
wherein some cores start their service life only when permanent core failures occur 
in the system. 
Recently, Huang and Xu [46，50] developed a high-level analytical model for 
the lifetime reliability of multi-core processors, which takes arbitrary failure dis-
tribution and load-sharing feature into account. In this work, a processor core 
is assumed to be in three possible states: processing state, wait state, and spare 
state, each corresponding to a unique failure distribution. The above assumption, 
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however, oversimplifies this problem because the lifetime reliability of a processor 
core highly depends on its operational temperature, which varies with different ap-
plications miming on it. That is, even if two cores are in the same states and have 
the same usage history, they do not necessarily have the same failure rates. From 
this aspect, we need to extend the discrete states into a series of continuous states 
for more accurate estimation of the system's lifetime reliability, by taking the tem-
perature and structural information that affect the system's lifetime reliability into 
account. 
The above observations have motivated the work studied in this paper. 
4.3 Proposed Analytical Model for the Lifetime Re-
liability of Processor Cores 
As discussed earlier, the circuit wear-out effect are strongly related to its opera-
tional status such as temperature, voltage and frequency, which are not explicitly 
considered in the analytical model in [46，50]. In this section, we first examine the 
impact of these factors on processor cores' lifetime reliability. Next, we consider 
the impact of workloads by mapping them into the different temperature distribu-
tions of the processor cores. 
4.3.1 Impact of Temperature, Voltage, and Frequency 
To examine the impact of temperature, supply voltage, and clock frequency on 
the wear-out effect of a single processor core, we start with the simplest case: 
no failures occur in the system up to time t. Under such circumstances, the task 
interarrival time distribution of a core is fixed up to time 广 
We use the notation 兄 t o denote a general reliability function, where 0 
represents the general scale parameter by which time t is divided and depends on 
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temperature and processor's execution mode. For example, the commonly-used 
Weibull failure distribution has the form fKjveibuii[t,Q) = e — W i t h o u t ambi-
guity, we hereafter drop the notation 9 because of its generality and refer to the 
general reliability function as ^ (t). Note that,足(t) does not necessarily to be an 
exponential distribution. 
Without loss of generality, we consider a core can be in any state s of set S. An 
example of set 5 is defined in [46], namely，{processing, wait, spare}. Depending 
on a core's state, temperature, voltage, and frequency, let a subdivision of [0,/ 
be a finite sequence 0 二?^ <7i < … < 7 d 二 t, which partitions the interval [0,/ 
into d sub-intervals. In each time sub-interval (referred as sub-interval j 
hereafter), the core remains in the same state, and its voltage and frequency keep 
unchanged. We denote the state, voltage, and frequency in sub-interval j as sj, Vj 
and f j , respectively. In addition, the temperature variation in every sub-interval is 
very small. Formally, since temperature is function of time, we use T{t) represent a 
core's temperature at time t. For all 8 > 0 there exists 6 > 0 such that, if the largest 
partition maxy(7^+i —If) < 6 then for all j the difference between max7)<,<7,+i T[t) 
and min7 .^<,<7州 T{t) is less than 8. Denote by A / t h e difference 7/+i -Tj and 
by T* any value of T such that T{t) < TJ < mdiXj.^f^j.^^ T{t). The 
corresponding scale parameter is expressed as Qs人T;', V j j j ) . 
By the definition of reliability f\mction, we express R(t) in [ ？ a s 
则二足 te^.(“))，(4.1) 
Next, substituting t = 7 i into Eq. (4.1) yields the core's reliability at the end of 
the first sub-interval, i.e., 
_ =足 坏-7。)） （4.2) 
Because of the continuity of reliability function, the reliability at the beginning 
CHAPTER 4. EVALUATING REDUNDANCY SCHEMES 90 
of the second sub-interval has the same value as Eq. (4.2). With this condition, we 
express the reliability in the second sub-interval [？i,/^ ] as 
� (T) = • ( T + • 巧 — 础 
？1 < T < 7 2 (4.3) 
By the same argument, at time t the reliability is given by 
= 场 (4.4) 
By the limiting process which is illustrated as follow, we have 
= ， I . 二，、.〜?) (4.5) 
In this expression, the state parameter sj is in the set S for any j. To simplify 
Eq. (4.5), we introduce a filter function over time horizon ly(T,F,/) such that it 
equals 1 if the core is in state s with voltage V and frequency f at time 7 while 0 
otherwise. With this notation, Eq. (4.5) comes down to 
则 - W J J 夸 / 驗 d T ) (4.6) 
In this equation, we integrate 百;(一,over?. To integrate over dT (T is a func-
tion of?), we denote by VJ)dT the accumulated time in state s with voltage 
V and frequency f in an infinitesimal temperature interval dT around T, We use 
it to substitute dfand change lower and upper limits of integration accordingly, 
yielding 
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oo 
"⑷二 •肌厂，力.d” （4.7) 
Further，we use v , ( r , V , f ) to represent the probability density function (p.d.f.) 
of a core with temperature T, given the core is in state s. Also, Us is defined as the 
probability a core being in state Thus, the fraction of accumulated time within 
which the core falls in a infinitesimal interval dT at T and is in state s can be 
approximated by Ks . V , f ) • dT. Hence, Eq. (4.7) can be rewritten as 
oo 
冲）= . A .兀‘7 • 厂,/) • , . d 巧 (4.8) 
ses V f � 
Because Us and t are independent of V, f and T, they can be moved outside of 
the corresponding integral and summation signs to obtain 
oo 
（4.9) 
Now, we are ready to introduce the formal definition of wear-out rate in state 
s, a quantity that describes the rate of core suffering from wear-out effect, namely, 
^ s ^ ^ r ^ f (4.10) 
Using Qs, Eq. (4.9) can be rewritten as 
对 0 二 兄 厂 込 （ 4 . 1 1 ) 
ses 
Clearly, v^ follows a constraint that 
oo 
(4.12) 
厂 f i 
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Here, V s { T , V J ) is the conditional p.d.f. of temperature T, voltage V, and 
frequency f with given state s. According to the theorem of total probability, it is 
possible for us to drop s from notation and express wear-out rate in a concise 
form. As both 0 and t are independent of wear-out rate, from Eq. (4.11) we define 
= 语 " ; ( 4 . 1 3 ) 
ses JQ ses V / "-yv^ ‘ ^^J) 
Thus, Eq. (4.11) can be written as 
= (4.14) 
In particular, if the core has the same frequency and voltage in various states 
other than in the cold standby mode, we can redefine scale parameter 6(7) ac-
cording to these parameters. Since a core in cold standby state is switched off, its 
lifetime is close to infinity, i.e., Qspare{T) — oo. In other words, the wear-out rate 
contributed by this state is approximated to zero. Therefore, we are only interested 
in the temperature distribution given the core is not in cold standby, denoted as 
V (广).For a core which is not set into cold standby state within a time interval, 
from Eq. (4.13), we have 
H w f (4.15) 
0 
where, temperature distribution v ( r ) follows 
oo 
y v ( r ) d r 二 1 (4.16) 
0 
4.3.2 Impact of Workloads 
In many systems, the workload distribution of a core is not fixed. For instance, in a 
gracefully degrading multi-core processor with redundant cores, all cores share the 
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workload initially. Once a core fails, the system will be reconfigured in a degrading 
manner，which implies that every surviving core has greater workload or follows 
another interarrival time distribution. We therefore examine how workloads affect 
the wear-out rate in this section. 
Remind the mathematical derivation of unified reliability function is indepen-
dent of workload distribution. Suppose a set 二 {1，2,...，w} of cores equally 
share the workload, the probability for core / (1 < / < m) to process any task is 
• . Thus, given the workload distribution of the entire system, it is easy to know 
every core's workload. In our model, it is reflected in temperature distributions 
Vs{T, V J ) and hence the wear-out rate Q. Fig, 4.1 shows typical temperature 
distributions of a core under various workloads (the formal definition is intro-
duced ill Section 4.5.1). The data is collected from HotSpot [92] for an application 
flow composed of 10,000 tasks. Without loss of generality, we assume every state 
s corresponds to a single supply voltage value V and clock frequency value f in 
this numerical experiment. We add a subscript m to indicate the quantity of cores 
which process workloads in the system. For example, can be used to represent 
the wear-out rate of system that contains 36 active units. 
We then present how to extend the definition of Q, which is drawn from the 
expression of 足(/) assuming the distribution is fixed from time zero up to t, to 
compute wear-out rate Q.m for any active core quantity m. Under the same us-
age strategy, for the same system the difference in wear-out rate caused by differ-
ent workload is reflected in temperature distributions v _ ( r ， V , f ) over T and the 
probabilities of a core being in various states Ks.m- Consequently, from Eq. (4.13) 
we have 
= 子 ( 4 . 1 7 ) 
Even if a core has experienced other workload distribution before the current 
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one, Eq. (4.17) is able to capture the aging effect in this time interval. To take an 
example, suppose all n cores in a system equally share workload at the beginning, 
then one of them fails at time ti resulting in a heavier load on every surviving 
core. In this case, we can use Qy, and i to represent the wear-out rate in two 
states respectively. From Eq. (4.14), the reliability of a surviving core at time t 
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Figure 4.1: Temperature Distribution under Various Workloads (Exponential Ser-
vice Time). 
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£ ,1) is R{t)=兄（e • . f). Then, we analyze the second state. Since this 
core enters its second state at time tu its initial reliability of the second state is 
)=兄（e . . / 1 ) =足 ( � 1 ) , where 々 三 e . /i. Sequentially, by the similar 
argument with that in Section 4.3,1, we can express the reliability of a surviving 
core at time , > /i) as 二足 (e . Q,卜i. — /i) + J i ) . 
4.4 Lifetime Reliability Analysis for Multi-core Pro-
cessors with Various Redundancy Schemes 
Modeling the lifetime reliability of multi-core processors with redundancy is more 
complicated. This is because, the status, workload and the corresponding failure 
rate of each core in a system can be time-varying, depending on the redundancy 
configuration and wear-out-related failure occurrences. Needless to say, to analyze 
various redundant multi-core systems, it is necessary to capture the above features. 
In this section,we focus on three redundant schemes and discuss their lifetime 
reliability models in detail. Then, we present how to extend the proposed model 
for heterogeneous multi-core systems. 
4.4.1 Gracefully Degrading System (GDS) 
In GDS, initially all n cores are configured as active units. When a core fails, the 
system will be reconfigured in a gracefully degrading manner, that is, the remain-
ing { n - 1) good cores share the system workload. This process continues until 
there are only k good cores left. In that situation, if one more core fails, the en-
tire system will be considered as faulty. The number of cores sharing workloads 
can bQ n, n- \ , k, and corresponding wear-out rates are 0.„, 卜 1，• • •， 
respectively. By extending deduction procedure presented in Section 4.3, for any 
surviving core at time t, given that the system contains {n - €) good cores at t and 
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(4.19) 
the /th permanent component failure in the system occurs at time ti (1 < z < i), its 
reliability can be expressed as 
二 ( e . ( X a 卜 /. ( / / + ! - � ) + - { t - k ) ) ] (4.18) 
The event that all surviving components after £ core failures is still function-
ing at time t, where t � t i , can be modeled as a series failure system. We use 
to represent its probability. The next step is to uncondition it by 
being aware that it is conditioned, that the occurrence time of past failures are 
assumed to be given. Similar to the system lifetime analysis in [46], as the reli-
ability of a core given past i failures is the event for its ( / + 1) failure 
occurring at has probability , referred to as 仍(//+i|/) 
hereafter. Therefore, denoting by RGDS，sys(j,£�the probability of event that the 
system has experienced exactly i core failures before time t and by the theo-
rem of total probability, we have Eq. (4.19) (see next page), where the domain 
i s D = { ( … … ， e I R ^ 0 < , 1 � … < / � } . 
Then, since the event that a GDS system is functioning can be expressed as 
the union of a set of mutually exclusive events, the system r e l i a b i l i t y哪— ( / ) is 
therefore given by 
n-k 
及GD&v_v‘�飞,）二 ^ r G D S 孙 £ ) (4.20) 
£=0 
Consequently, the system mean time to failure is Eq. (4.21). 
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oo 
MjjpGDS^sys = E[service life of gracefully degrading system] = J � *^ ，-(,)d/ 
0 
(4.21) 
4.4.2 Processor Rotation System (PRS) 
Processor cores can be used in a rotation manner to balance their aging effect. That 
is, they operate alternatively in active mode and spare mode and spend a relatively 
longer period in each mode when compared to the execution time of each single 
task in every state. At the same time, the duration is quite small when compared 
to the lifetime of the system. To take an example, suppose a core's lifetime is 
measured in years and the execution time of a task ranges from a few seconds 
to a few minutes, the duration for cores in each state can be several days, and 
reconfiguration is performed afterwards to wake up some spare cores to replace a 
few active cores. In [90], the authors showed an example for caches enabled in a 
round-robin manner. 
For modeling lifetime reliability, we consider a more general case that in any 
configuration k out of n cores serve as active ones while the remaining {n — k) have 
no power supply. The reconfiguration is conducted every time interval Ty, which 
is much shorter than a core's service life (typically a few years) but much longer 
than a task's execution time. At every reconfiguration, the {n — k) oldest cores 
(that is, the cores with highest age) are shut down, and all spare ones convert to 
active mode. From a core's point of view, before the first failure in the system, its 
accumulated time up to time t as active core can be approximated as 尝• / . Its wear-
out rate under this condition should be Qk, because there are k active cores sharing 
workload. On the other hand, a core does not have power supply in the remaining 
(1 - Recall that the wear-out rate in these time intervals is approximated to 
zero. Therefore, its reliability before the first component failure is given by 
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濱 ( / | 0 卜 足 ( 4 . 2 2 ) n 
Then, we generalize this expression to the case that the number of failure cores 
in the system can be 0, 1，.. •，{n-k). From // to the system composed of 
(n 一 i) good components within which k are active at any time. Since a surviving 
core's accumulated time in this time interval depends on the quantity of both active 
cores and redundant ones, it can be approximated as 占.（//+i - ti). Its wear-out 
rate, on the other hand, remains Q k^. We therefore compute its reliability by 
R ' ^ ' m 二 足 ( e . ^ v 3：. ( "H - 0 + ^ , • (, — k ) ) ] (4.23) 
\ j _ Q /? I 17 -C / 
The sequential analysis is very similar to that of gracefully degrading systems 
(Section 4.4,1) and hence omitted here. 
4.4.3 Standby Redundant System (SRS) 
In SRS, A:-out-of-/7 cores are initially configured as active units, while the remain-
ing {n - k) cores are in spare mode. Upon detection of a permanent component 
failure, the system attempts to wake up a spare core and configure it as an active 
one. Note that, different from the strategy of PRS which aims to balance the age 
of all cores, in SRS only when some active cores fail, cold standbys might convert 
into active mode, which will lead to significant difference between cores in terms 
of age. For example, suppose the first core failure occurs when the system has 
been used for 4 years, after reconfiguration the system will be composed of (w — 1) 
4-year old cores and a brand-new one. 
Consider a core that starts its service life at time t\ From f to its failure or the 
entire system's failure, its wear-out rate is a constant Q k^, because the quantity of 
active cores in the system is always k and this core is always one of them. As a 
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result，its reliability only depends on its service time up to t while is independent 
of the failures in the systems, given by 
(4.24) 
To evaluate MTTF*^瓜’紗"、，it is necessary to compute the probability that all 
surviving cores after £ failures are still operational at time t. It can be expressed by 
considering z/, (the quantity of surviving cores starting their service life from time 
t 
Note that, u\ is function of past failure history h. As this 
/二0 
event has a condition that h occurs, we can express P{h) the probability of history 
h according to [46]. Let ^H be the set of all possible histories. According to the 
theorem of total probability, the unconditional reliability is therefore 
及 職 一 Z [ … , ( 4 . 2 5 ) 
whose domain D is as same as that of Eq. (4.19). Similar to the analysis of 
gracefully degrading system, the expected service life is given by 
oo oo n k 
MTTFSRS,‘sys 二 厂 R S R S . , s y s � & = f"^ R職-悄& (4.26) 
J ‘‘ f—o 
0 0 “ 
4.4.4 Extension to Heterogeneous System 
Up to now, we have shown how to model the lifetime reliability of multi-core 
systems with various redundancy configurations, wherein we we regard the entire 
multi-core processor as a k-ovX-oi-n\ G That is, the system is initially composed 
of n cores and it fails when the total amount of good cores is less than k. In prac-
tice, some designs may consist of more than one type of processor cores [44]. For 
example, Cell processor [55] contains a high-performance PowerPC processor el-
ement (serving as main processor) and eight synergistic processor elements (as co_ 
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Figure 4.2: An Example Heterogeneous Multi-core Processor. 
processors). It is expected that, in such a system if the main processor and 7-out-
of-8 co-processors have not suffered from permanent faults, the entire system is 
operational This event can be modeled by simply extending our model presented 
in the previous sections. That is, since we should make sure the functionality of 
the sole main processor, it can be specified as 1-out-of-l: G subsystem. On the 
other hand, the co-processors can be treated as a 7-out-of-8: G subsystem, whose 
configuration scheme can be arbitrary, such as standby redundant and gracefully 
degrading. Thus, assuming the failures within the two subsystem are independent, 
the lifetime reliability of the entire system comes down to the probability that both 
subsystems are operational. 
More generally, consider a system that can be divided into q subsystems, in 
which subsystem / ( I < / < q) contains m identical components initially and func-
tions if no less than Jq are operational. An example is shown in Fig. 4.2. Each 
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subsystem can has its own redundancy configuration scheme, referred as CFG/ in 
the superscript. Because of their different functionalities, we assume cores from 
different subsystems do not share workloads. The lifetime reliability of subsystem 
i at time t can then be obtained by substituting its parameters rii and Jq into the 
models presented in Section 4.4，denoted as T^cfg,’—(,) Recall that the function-
ing of all subsystems is essential for the entire system to operate properly. The 
expected service life of the entire system is hence given by 
oo 
^jrj^pHS,sys 二 J 卞)df (4.27) 
0 
4.5 Experimental Methodology 
To compare multi-core systems with different redundancy configurations, we con-
duct extensive experiments on a 36-core processor (i.e., n — 36) with various work-
loads, with the number of active cores k ranging from 32 to 36, We implement a 
discrete event simulator to perform task allocation and scheduling for an appli-
cation flow composed of 60,000 tasks in every experiment and we generate the 
associated power trace files for the entire system accordingly. Next, we take these 
files as the input of HotSpot tool [92] to acquire the temperature trace files. All 
temperature samples are collected to extract the temperature distribution (as in 
Fig. 4.1). We then compute the wear-out rate Q according to its definition, and fi-
nally obtain the lifetime reliability of multi-core systems with various redundancy 
configurations, by computing multidimensional integral with Monte Carlo simula-
tion. 
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4.5.1 Workload Description 
As discussed earlier, workloads determine the temperature distribution of the pro-
cessor. In our experiments, we generate a task flow for each workload, which is 
characterized by the task interarrival time distribution and the task service time 
distribution. 
We assume the task interarrival time is with an exponential distribution with 
rate X. Assuming that all the given m active cores equally share the workload， 
the task interarrival time of a core is - . The task service time is modeled as 
m 
exponential distribution and bimodal hyperexponential distribution. The expo-
nential distribution is widely-used in the literature, while the bimodal hyperex-
ponential distribution is regarded as the most probable distributions for modeling 
processor service time [106]. Exponential distribution has the expected service 
rate ju. Bimodal hyperexponential distribution is composed of two exponential 
distributions with mean ^ and ^ respectively, where 去 = + 么 \/(导 and 
^ = y / ' S Z W z ^ . We set a = 0.95, G = 3.0 [113]. For both distributions, 
the system load is defined as p"^)= Consequently, each active core's load is 
r 
4.5.2 Temperature Distribution Extraction 
In our experiments, the die size of each core is set to be 5.16mm {lAmm x 
lAmm). Depending on its current workload, an active core can be in one of two 
states: Run and Idle. To represent the uneven power densities in the processing 
unit, a core contains a small block (e.g., Execution Unit) with higher power den-
sity, whose size is 0.5mm x 0.5mm. The power density values of this hotspot block 
and other parts in Rim state are 5.0JV/mm^ and O.SW/mm�while that in Idle state 
are both OAeW/mm'^. These system parameters are set according to state-of-the-
art processors (e.g., IBM PowerPC 750CL [56]). The standbys are assumed to be 
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in Shut Down state, whose power consumption is � Q W . 
4.5.3 Reliability Factors 
We use Weibull distribution, a well-accepted lifetime distribution for modeling 
hard errors of IC product [2], as the reliability function used in our system,兄 ( / )= 
- � P . shape parameter (3 = 2.5. Although the proposed approach is applicable for 
any failure mechanisms or their combinations, due to the lack of public empirical 
data on the relative weights of different failure mechanisms on real circuits, we 
analyze the electromigration failure in our experiments, whose models is presented 
in [39]. 
To compare the systems' lifetimes in various configurations, we normalize 
them to a certain scenario, wherein all cores of a 36-core system without redun-
dancy are in active mode and the system workload is 5.0 and its Q. is set to be 0.1. 
In other words, a core in such a system has expected service life of 10 years. 
4.6 Results and Discussions 
4.6.1 Wear-out Rate Computation 
We first demonstrate the effectiveness for one of the key concepts in this work, 
the wear-out rate Q. computation, with experiments. On one hand, we trace the 
temperature variation of a core for 15,000 steps after the system has been wanned 
up, each corresponding to 333jus, from which the temperature distribution v(7) is 
extracted. The wear-out rate Q is then computed according to Eq, (4.15). From 
Eq. (4.14), the component reliability can be expressed as a function oft-Q (refer 
to as 7b hereafter). We compute Tq for 30 seconds. On the other hand, the tem-
perature variation of the same core is traced for 30 seconds (around 9 x 10^ steps) 
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Figure 4.3: The Effectiveness of Wear-out Rate Approximation. 
for comparison. We use 
Jtrace to represent the summation of up to time t, 
where At 二 The difference between Th and Ttrace versus time t is shown in 
Fig. 4.3. 
As can be seen from this figure, only in the first 4.832^-, the difference between 
CHAPTER 4. EVALUATING REDUNDANCY SCHEMES 105 
the approximated Q value and the actual value is larger than 0.5%. After that, Tq 
becomes very close to Tlrace. Since the service life of processors is typically in the 
range of years, the estimation error by the proposed approach is negligible. 
4.6.2 Comparison on Lifetime Reliability 
Fig. 4.4 shows one of the most important metrics reflecting system lifetime, mean 
time to failure, under various redundancy configurations and workloads. With the 
increase of redundant cores, it is expected to have system lifetime extension and 
all the subfigures show this trend. Also, a closer observation of these figures show 
that the lifetime growth rate becomes smaller when more cores are configured as 
redundancy, i.e., the sojourn time of /-Failure state is larger than that of (z-f 1)-
Failure state (see Fig. 4.5). This is mainly due to the increasing failure rate of IC 
products. Consider three PRS systems with 0，2，and 4 redundant cores as an ex-
ample (the three middle bars in Fig. 4.5). From 36+0 to 34+2 systems, the sojourn 
time in 0-Failure state rises from 21.16 to 22.35, increased by 1.19, while the ad-
ditional 1-Failure and 2-Failure states for the 34+2 system provide 8.87 and 6.35 
extra service life, respectively. As a result, the overall lifetime extension is 16.41. 
If we further increase the number of redundant cores by two, the lifetime exten-
sion is 12.25, less than 16.41. From the above, improving the lifetime reliability 
of multi-core processors by increasing the value of k gradually diminishes and it 
may not quite beneficial to set it as a very large value. 
From Fig. 4.4 and Fig. 4.5, we can also see that PRS provides longer service 
life than the other two configurations under the same workloads. On one hand, 
when compared to standby systems, processor cores in PRS have a more balanced 
workload. That is, in SRS, some cores are set as cold standbys initially and convert 
to active mode only when some active cores fail. Thus, even if the workload is 
evenly distributed among all active cores, after some replacements the system is 
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composed of many old components and a few new ones. Since the aged cores have 
already had high failure rate, although there are some new cores, the lifetime of 
the entire system cannot be extended much. From this aspect, a lot of potential 
computation capabilities of standbys are wasted. This problem can be avoided by 
using PRS configuration, which aims to balance the aging effect among all cores. 
On the other hand, when compared to gracefully degrading systems, processor 
cores in PRS alternate between active and standby modes while all cores in GDS 
keep aging in its lifetime. Although PRS can result in slightly heavier workload 
on every single core than GDS, the extra aging effect because of this issue is quite 
small when k is much smaller than n. 
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4.6.3 Comparison on Performance 
The various redundancy configurations also result in different performances for the 
multi-core processors. Two widely-used metrics, mean response time and system 
utilization, defined as the expected time from a task's arrival until its completeness 
and the average percentage of cores under-usage over time, respectively, are used 
to evaluate the performances of the multi-core systems. The results are achieved 
by using the same discrete-event simulator. 
Fig. 4.6 shows the mean task response time versus the number of active cores 
in the system under various workloads. Consider exponential service time first 
(Fig. 4.6(a)). When the workload is not high (p'^ -^ '^  < 20.0)，the mean response time 
slightly increases with the decline number of active cores. In addition, this value 
roughly doubles as the workload becomes twice larger. For instance, when all 
36 cores serve as active ones, the mean response times corresponds to p*^ �'^ ^ —5.0, 
10.0 and 20.0 are 4.96，9.79，and 19.73, respectively. When the workload is high 
(i.e., = 30.0), the mean response time is still roughly proportional to work-
loads, but a few less active cores lead to a noticeable increment of response time. 
For bimodal hyperexponential service time (Fig. 4.6(b))，while the systems with 
p聊 二 30.0 have similar lifetime with p‘识 二 20.0 (see Fig. 4.4)，their mean re-
sponse time is significantly larger (ranging between 6.5 — 33.4x). We attribute 
this phenomenon to the close-to-saturated system workload under such circum-
stances. In other words, with the parameters setup in our experiments, when the 
workload of systems with bimodal hyperexponential distribution becomes larger 
than 20.0，almost all active cores always have tasks to perform, thus leading to the 
dramatic increase of the mean response time of tasks. 
When it comes to the performances of various redundancy configurations, a 
GDS system sequentially has 36，35, . . . active cores in its lifetime and therefore 
experiences gracefully degrading performance from the users' point of view. Other 
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Figure 4.6: Mean Response Time under Various Workload. 
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configurations, by contrast, are with the same performance over its lifetime. For 
example, a PRS/SRS system that has 32 active cores at any time always provides 
mean task response time 38.60, given exponential service time and = 30.0. 
A 32+4 GDS system, however, is able to provide better performance in the first 
several years (its mean response time is 30.75), and then gradually increase to 
30.89, 32.90, 35.89, and finally 38.60. 
Fig. 4.7 shows the system utilization in various cases. For exponential ser-
vice time, the system utilization is almost proportional to their system workload 
with the number of active cores. Under the fixed workloads, we can also ob-
serve slightly higher system utilization for systems with less active cores. When 
the workload becomes sufficiently heavy with hyperexponential distributed ser-
vice time (when p�"�’ > 20.0), the system utilization increases very little with the 
increment of workloads. This can well explain the mean response time shown in 
Fig. 4.6(b). 
4.6.4 Comparison on Expected Computation Amount 
In this subsection, we combine the performance and lifetime reliability into a uni-
fied metric, namely expected computation amount, which reflects the amount of 
computation performed by a system before its failure. The results for 32+4 and 
34+2 systems are shown in Fig. 4.8. An interesting phenomenon can be observed 
from these figures. That is, as the system workload becomes heavier, in spite of 
significant decline in the system lifetime (see Fig. 4.4), in most cases the total 
computation amount of the system increases. This is mainly because, although 
the system with light workload has relatively lower temperature when compared 
with that with heavy load, the induced difference in lifetime is less than the dif-
ference in system utilization. In particular, consider GDS shown in Fig. 4.8(a) 
as an example. The sojourn time in 0-Failure states for = 5.0 and 10.0 is 
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Figure 4.8: Expected Computation Amount Before System Failure. 
CHAPTER 4. EVALUATING REDUNDANCY SCHEMES 116 
21.16 and 18.42, respectively, while the system utilization of two cases is 13.80% 
and 27.76%. Therefore, the expected computation amount ratio in this state is 
around 1.75, and we can observe similar trends in other states. From this aspect, 
longer service life does not mean more effective usage of the multi-core processor. 
Moreover, we notice that when p— of the system with bimodal hyperexponential 
service time distribution increases from 20.0 to 30.0, the expected computation 
amount decreases (see Fig. 4.8(c)-(d)). The main reason lies in the fact that both 
cases nearly make full use of their resources and thus their computation amounts 
are mainly bounded by their service lives. 
In some cases, we may not use computer systems until the end of their life-
times. Hence, we are also interested in the computation amount of systems under 
such situations. In the following experiments, we set the minimum expected ser-
vice life among GDS, PRS, and SRS computed by the proposed model as the 
actual system service life, and calculate the expected computation amount until 
that time point for the three redundancy configurations. The results for 32+4 sys-
tems are shown in Fig. 4.9. When the systems are not fully used (i.e., exponential 
service time with f f � ’ =5.0, 10.0，20.0，and 30.0 and bimodal hyperexponential 
with p砂•^，= 5.0 and 10.0)，we can see that the total computation amounts with 
different configurations are the same. This is because, as the system is not fully 
utilized, it is always able to complete tasks within a very short time period (com-
pared to the system's lifetime). Therefore, the computation amount equals to the 
task amount feeded to the system. If the system has sufficient high utilization (i.e., 
hyperexponential distributed service time with p炒二 20.0 and 30.0 in Fig. 4.9(b)), 
GDS systems finish more jobs than the other two configurations. This is expected 
because GDS systems contain more active units and keep them busy, leading to 
greater computation amount. It is also worth to note that with the same workload 
distribution, PRS and SRS always have the same computation amount when con-
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Figure 4.9: Comparison of Three Redundancy Configurations in Expected Com-
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sidel ing the same service time. This is because in both configurations the number 
of active cores at any time remains the same (32, in our experiments). 
4.7 Conclusion 
In this paper, we propose a novel analytical model to characterize the lifetime 
reliability of multi-core processors with various redundancy configurations. Our 
proposed model is able to capture the impact of temperature variations of processor 
cores and workloads. Our experiments compare the lifetimes and performances of 
gracefully degrading systems, processor rotation systems and standby redundant 
systems, under various workloads. 





Task Allocation and Scheduling for 
MPSoCs 
The content of this chapter is included in the proceedings of IEEE/ACM Design, 
Automation, and Test in Europe (DATE) 2009 [52] and has been accepted for pub-
lication in IEEE Transactions on Parallel and Distributed Systems [53]. 
5.1 Introduction 
As technology advances, it is possible to integrate multiple microprocessors, ded-
icated hardware accelerators, and sometimes mixed-signal circuitries on a single 
silicon die, namely multiprocessor system-on-chip [60]. One way to design MP-
SoC embedded systems is to use hardware/software co-synthesis [100]. While 
this method is able to explore more design space to obtain a flexible application-
specific architecture, it generally takes more design time and has high design risk. 
Because of this, platfomi-based design methodology has become increasingly pop-
ular for complex embedded systems. In this approach, designers first pick a pre-
designed MPSoC platform, e.g., ARMl 1 PrimeXsys platform [7] or NXP Nexpe-
120 
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ria platform [109], and then map their applications onto this platform. 
While the relentless scaling of CMOS technology has brought MPSoC designs 
with enhanced functionality and improved performance in every new generation, 
at the same time, the associated ever-increasing on-chip power and temperature 
densities make failure mechanisms serious threats for the lifetime reliability of 
such high-performance integrated circuits [16, 95，118]. If care is not taken during 
the task allocation and scheduling process, some processors might age much faster 
than the others and become the reliability bottleneck for the embedded system, 
thus significantly reducing the system's service life. 
Although there are many existing works on reliability-driven task allocation 
and scheduling (e.g., [33, 87, 98, 105]), most of them assume an exponential dis-
tribution for failure mechanisms. In other words, processors' failure rates are as-
sumed to be independent of their usage history, which is obviously inaccurate: 
a typical wear-out failure mechanism will have increasing failure rate as the cir-
cuit ages [46, 97]. Recently, some thermal-aware task scheduling techniques have 
been proposed in the literature (e.g., [111]). As ICs，failure rates are strongly 
related to their operational temperature, these techniques may implicitly improve 
the MPSoCs lifetime reliability, by balancing different processors' temperatures 
or keeping them under a safe threshold. However, since many other factors (e.g., 
internal structure, operational frequency, and supply voltage) also severely affect 
the circuits' failure rate [91，95], without explicitly taking the lifetime reliability 
into account during the task allocation and scheduling process, processor cores 
may still age differently and hence result in shorter mean time to failure for MP-
SoC designs. 
In this paper, we present novel solutions for the lifetime extension of platform-
based MPSoC designs. The main contributions of our work are as follows: 
• we propose a comprehensive lifetime reliability-aware task allocation and 
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scheduling strategy that takes processors' aging effect into account, based 
on simulated annealing (SA) technique; 
• we present a novel analytical model to compute the lifetime reliability of 
platform-based MPSoCs when executing periodical tasks; 
• we propose several speedup techniques to achieve an efficient MPSoC life-
time estimation with satisfactory solution quality. 
The remainder of this paper is organized as follows. Section 5.2 reviews re-
lated prior work and motivates this paper. The proposed lifetime reliability-aware 
task allocation and scheduling strategy is presented in Section 5.3. We then in-
troduce our analytical model for the lifetime reliability of platfomi-based MPSoC 
designs in Section 5.4. To meet the stringent time-to-market requirement, four 
speedup techniques for MPSoC lifetime approximation are presented in Section 
5.5. Experimental results on several hypothetical platform-based MPSoC designs 
are presented in Section 5.6. Finally, Section 5.7 concludes this paper and points 
out some future research directions. 
5.2 Prior Work and Motivation 
5.2.1 IC Lifetime Reliability 
Various failure mechanisms that could result in IC errors have been extensively 
studied in the literature. They can be broadly classified into two categories: extrin-
sic failures and intrinsic failures. Extrinsic failures, e.g., interconnect shorts/opens 
during fabrication, are mainly caused by manufacturing defects. Most of them 
are weeded out during the manufacturing test and burn-in process [22，112]. In-
trinsic failures can be further categorized into soft errors and hard errors. As 
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soft errors [76] caused by radiation effect do not fundamentally damage the cir-
cuit, they are not viewed as lifetime reliability threats. In this paper, we mainly 
consider those hard errors that are permanent once they manifest. The most rep-
resentative ones include time dependent dielectric breakdown in the gate oxides, 
electromigration and stress migration in the interconnects, and negative bias tem-
perature instability stresses that shift PMOS transistor threshold voltages. Many 
widely-accepted reliability models for the above failure mechanisms at device-
and circuit-level have been proposed and empirically validated by academia and 
industry [15, 2，45, 99, 115, 73], and it is shown that they were strongly related to 
the temperature and voltage applied to the circuit. 
The above hard intrinsic failures have recently re-attracted lots of research in-
terests, due to their increasingly adverse effect with technology scaling. Srinivasan 
et al. [95, 97] presented an application-aware architecture-level model named 
RAMP that is able to dynamically track lifetime reliability of a processor accord-
ing to application behavior, where the sum-of-failure-rate (SOFR) model is used 
to combine the effect of different failure mechanisms. This model, however, is 
inherently inaccurate because it assumes a uniform device density over the chip 
and an identical vulnerability of devices to failure mechanisms. Later, to address 
this problem, Shin et al, [91] defined reference circuits and presented a structure-
aware lifetime reliability estimation framework that takes the vulnerability of basic 
structures of the microarchitecture (e.g., register files, latches and logic) to differ-
ent failure mechanisms into account. The above models target a single-core pro-
cessor's lifetime reliability. Coskun et al. [29] proposed a simulation methodology 
to evaluate the lifetime reliability of multi-core systems, and used it to optimize 
the system's power management policy. For the sake of simplicity, most of the 
above models assumed exponential failure distributions and thus cannot capture 
the processors' accumulated aging effect. In addition, for the processors' opera-
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tional temperatures, the above models either used the average temperature value 
over a period of time or tried to trace the temperature variations accurately. The 
accuracy of the former method is questionable, while the computation complexity 
for the latter case is too high to be adopted during design space exploration. 
Recently, Huang and Xu [46] proposed to model the lifetime reliability of ho-
mogeneous multi-core systems using a load-sharing nonrepairable k-out-of-n:G 
system with general failure distributions for embedded cores, taking core-level 
redundancy into account. This model assumes a processor core is in one of three 
states (processing, wait, and spare), each corresponding to a unique albeit arbitrary 
failure distribution. In practice, however, the lifetime reliability of a processor core 
strongly depends on its operational temperature, which varies with different appli-
cations running on it even in the same state. In addition, how to obtain the failure 
distributions for each state is not shown in this work. 
5,2.2 Task Allocation and Scheduling for MPSoC Designs 
There is a rich literature on static task allocation and scheduling algorithms. Var-
ious issues have been considered, including timing constraint, communication 
cost, precedence relationship, reliability, static/dynamic priority, and task dupli-
cation [18, 68]. Since the problem of scheduling tasks on multiprocessors for a 
single objective has been proved to be an NP-complete problem, heuristic algo-
rithms such as list scheduling [69] are widely used in the industry. To achieve 
better results, various statistical optimization techniques (e.g.，genetic algorithm, 
simulated annealing, and tabu search) were also proposed to tackle this problem. 
Most prior work in reliability-driven task allocation and scheduling (e.g., [33， 
87, 98]) assumes processors' failure rates to be independent of their usage history. 
This assumption might be applicable for modeling random soft errors in IC prod-
ucts, but it is obviously inaccurate for the wear-out-related hard errors considered 
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in this work. As discussed earlier, for lifetime reliability threats, we should con-
sider the more reasonable increasing failure rates during the task allocation and 
scheduling process. 
Many recent studies on task scheduling for MPSoC systems aimed at balanc-
ing different processors' temperatures or keeping them under a threshold (e.g., 
[30, 101, 111]). These techniques might improve the system's lifetime reliability 
implicitly, since operational temperature has a significant impact on ICs’ lifetime 
reliability. However, since wear-out failures are also affected by many other fac-
tors (e.g., the circuit structure, voltage and operating frequency), these thermal-
aware techniques may not balance the aging effect among processors, especially 
for heterogeneous MPSoCs. As a result, some processors may still age faster than 
the others and hence result in shorter system service life. On one hand, this het-
erogeneity might simply come from the different processors' microarchitectures 
91]. On the other hand, even for homogeneous systems, structurally-identical 
processors can have different reliability budgets due to process variation. That is, 
imperfect manufacturing process can lead to significant variation in device param-
eters (such as, channel length and threshold voltage) among transistors and hence 
reliability-related parameters among processor cores on the same die [43，84]. 
Let us consider the following motivational example. Suppose we have an MP-
SoC platform containing two processors Pi and P2. The MTTF due to electromi-
gration can be modeled as MTTFem - - I/dd x / x (typically 
n = 2 [15]), where Vdd, / , Pi, E…K and T represent the supply voltage, the clock 
frequency, the transition probability within a clock cycle, a material related con-
stant, the Boltzmann's constant, the absolute temperature, respectively [31]. Sup-
pose / i = 2 f2, i.e., the clock frequency of Pi is twice of that of P2, and all other 
parameters are the same, the lifetime ofPi is four times of that of Pi. That is, even 
if we are able to balance the operational temperatures of the two processors to be 
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exactly the same all the time, processor Pj will be the lifetime bottleneck of the 
MPSoC because it ages much faster than 
From the above, we can reach to the conclusion that it is essential to explic-
zYfy take the lifetime reliability into consideration during the task allocation and 
scheduling process for MPSoC designs [52], which motivates this work. A rel-
evant work targeting this problem was presented in [118] recently. The authors 
suggested to use lookup tables that fit with lognormal distribution curves to pre-
calculate processors' MTTF, but the details are missing. In addition, their work 
targets the hardware/software co-synthesis design methodology, different from the 
platform-based MPSoC designs studied in our work. 
5.3 Proposed Task Allocation and Scheduling Strat-
egy 
In this section, we formulate the lifetime reliability-aware task allocation and 
scheduling problem for platform-based MPSoC designs (Section 5.3.1) and we 
propose to use simulated annealing technique to solve this problem. The solu-
tion representation, cost function, and simulated annealing process are presented 
in Section 5.3.2, Section 5.3.3, and Section 5.3.4，respectively. 
5.3.1 Problem Definition 
As mentioned earlier, the platform-based MPSoC may be composed of non-identical 
processors, where the heterogeneity comes from various sources. For example, the 
processors might be structurally-identical but belong to different voltage-frequency 
islands, or they have entirely different structures. Thus, a task may consume dif-
ferent execution time and power on different processors. The problem studied in 
this work is formulated as follows: Given 
CHAPTER 5. TASK ALLOCATION AND SCHEDULING FOR MPSOCS 127 
• A directed acyclic task graph G == (V, E), wherein each node in V 二 {v/: i = 
1 ’ •.. , r e p r e s e n t s a task, and E is the set of directed arcs which represent 
precedence constraints. Each task i has a deadline 4 . If a task does not have 
deadline, its di is set to be oo； 
• A platform-based MPSoC embedded system that consists of a set of/r pro-
cessors and its floorplan; 
• Execution time table L = {“j : / = 1, • •.， = 1, •. •,众}，where tij repre-
sents the execution time of task i on processor j\ 
• Power consumption table R = [vi j : = 1,…，"，y 二 1, • •. ,/:}，where Vjj 
represents the power consumption of processor j when it executes task i; 
• Parameters of failure mechanisms (e.g., the activation energy for the dif-
fusion processes Ea of electromigration) and the time-independent parame-
ter of the corresponding failure distributions (e.g., the slope parameter (3 in 
Weibull distribution). 
To determine a static periodical task allocation and schedule that is able to 
maximize the expected service life (or, lifetime) of the MPSoC embedded system 
under the performance constraint that every task finishes before its deadline. 
Note that, while we mainly consider processor cores in this work because of 
their heavy wear-out stress, our solution can be easily extended to take other hard-
ware resources on the MPSoC platforms into account, if necessary. In addition, as 
( o > - 7 ( D 
Figure 5.1: An Example Task Graph. 
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the first step to tackle the above complicated problem, we assume the voltage and 
frequency of processors do not change at runtime, although many MPSoC plat-
forms employ dynamic voltage/frequency scaling. This work, in spite of that, is 
applicable for MPSoCs with multiple voltage-frequency islands. 
5.3.2 Solution Representation 
The edges in the task graph G = (V.E) indicate the dependencies of tasks, that 
is, there is a directed edge (v,，vy) in E if and only if task v； must have been fin-
ished before vj start its execution (denoted as v；�vy). For example, the task graph 
shown in Fig. 5.1 reflects the following relationship: 0 1,2-^ 1 , 2 � 3 , and 3 ^ 4 . 
For any directed acyclic graph, there exists at least one order of the tasks that con-
forms to the partial order designated by the task graph (defined as a valid schedule 
order) and can be used as the task assignment order. For the above example, (0, 2, 
1, 3, 4) and (2, 3, 4，0, 1) are both valid schedule orders. 
Thus, the task allocation and schedule for an MPSoC design can be represented 
as {schedule order sequence�resource assignment sequence) [80]. For example, 
given the task graph in Fig. 5.1 and two processors (Pi and P2) that can be used to 
execute any task, a solution represented as (0, 2, 1,3, 4; P\, P\,P2, Pi, Pi), means 
that task 0 is scheduled first, followed by tasks 2, 1，3 and 4, respectively. As for 
the resource assignment, tasks 0, 2 and 3 are executed on Pi while tasks 1 and 4 are 
assigned to Pi- Although this representation has been proposed in previous work 
for genetic algorithm (e.g., [80])，in this paper it is used in simulated annealing 
algorithm where the methodology to generate new solutions is totally different. 
We also provide a mathematical proof for the completeness of the search space 
with our proposed method (see Section 5.3.4). 
Reconstructing schedule from the above solution representation is quite straight-
forward. In each step, we pick up a task according to the schedule order, assign 
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it to the corresponding processor at its earliest available time, and then update the 
available time of all the processors. We can then obtain the ending time of ev-
ery task i (denoted as to identify whether it violates the deadline constraint dj. 
Clearly，a solution corresponds to a task schedule if its schedule order conforms 
to the partial order defined by G. A possible schedule for the example solution 
representation is shown in Fig. 5.2. 
5.3.3 Cost Function 
As the guidance for decision making, cost function also plays an important role 
in simulated annealing. Generally speaking, the solution with lower cost means a 
preferable choice and hence should be accepted with higher possibility. The cost 
function is therefore defined following this principle. That is, in our problem, on 
one hand the solution should meet the performance (i.e., timing) constraints, while 
on the other hand we need to maximize the lifetime of platform-based MPSoC 
embedded systems subject to this requirement. We therefore introduce two terms 
into the cost function respectively as follows: 
Cost 二 fi.Y碑ei�d丨广 MTTFsys ( 5 . 1 ) 
where, the first term indicates the deadline violation penalty. To be specific, // 
is a significant large number, and is the indicator function. This function is 
equal to 1 if a schedule cannot meet deadline; otherwise it is equal to 0. Thus, if 
a schedule violates the deadline constraints, the cost of this solution will be very 
large and hence be abandoned. Otherwise, the first term disappears and only the 
second term remains. 
By comparing ending time ei and deadline constraint di for any task i, it is easy 
to know whether performance constraints are violated, while, as mentioned before, 
the lifetime estimation is a non-trivial problem with extremely high computational 
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Figure 5.2: A Feasible Task Allocation and Schedule. 
complexity. Our proposed method for handling this problem will be presented in 
Section 5.4 and 5.5 in details. 
5.3.4 Simulated Annealing Process 
The proposed SA-based algorithm starts with an initial solution obtained by any 
deterministic task scheduling algorithm (e.g., list scheduling) and the "tempera-
ture" of this solution is initialized as a high value. This temperature gradually de-
creases during the simulated annealing process. At each temperature 7；, a certain 
amount of iterations are conducted and some neighbor solutions are considered. 
Once we reach a new solution, its cost (denoted as Costnew) is computed using 
Eq. (5.1) where M T T F ' y is substituted by Eq. (5.26), and compared to that of the 
old one (denoted as Costoid)- If Cost卿 < Costau. the new solution is accepted; 
otherwise the probability that the new solution is accepted is 厂(c�外ew—Co对。w)/?； 
When Ta is as low as the pre-set ending temperature, the simulated annealing pro-
cess is terminated and the solution with the lowest cost obtained so far is regarded 
as the final solution. During the simulated annealing process, it is important to be 
able to reach the entire solution space from an initial solution, in order not to fall 
into local minimum point. 
Before introducing the details on how we identify new solutions from a random 
initial solution, we first introduce two transforms of directed acyclic graph. With 
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Figure 5.3: Two Transforms of Directed Acyclic Graph. 
the given task graph G, we can construct an expanded task graph G = (V,E), 
which has the same nodes as G, but with more directed edges. That is, if the task 
graph implies a precedence constraint, an edge is added into G. Fig. 5.3(a) shows 
the corresponding expanded task graph to the task graph in Fig. 5.1. While there is 
no edge (2,4) in Fig. 5.1, task 2 must be executed before task 4 because E contains 
edges (2,3) and (3,4). Thus, an edge (2,4) is included in E. Moreover, we construct 
an undirected complement graph G = (V, E). There is an undirected edge (v/, vy) 
in E if and only if there is no precedence constraints between v/ and vy (denoted as 
V/ O Vy). The corresponding complement graph to Fig. 5.1 is shown in Fig. 5.3(b). 
V / � V j is used to represent that either v / � v j or v/ C) vj. 
With these notations, we theoretically prove that any valid schedule order se-
quence of the given task graph G is reachable, starting from an arbitrary initial 
sequence, as shown in the following. 
Lemma 3 Given a valid schedule order 乂 = ，a],...,以I v|), swapping adjacent 
nodes leads to another valid schedule order, provided there is an edge between 
these two nodes in graph G . 
Proof: Since is a valid schedule order, we have the property: ai ai < 
i义 ：^  . . . ：^  If the edge G E (1 < / < |V| - 1), there is no 
precedence constraints between them. In other words, ax ^a2-< - - • ^ a j O j 
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..• ：^  a\yi. If we swap the position of task a/ and at+u no precedence constraints 
are violated and hence we have another valid schedule order. • 
Theorem 4 Starting from a valid schedule order A = ,a|v|), we are 
Me to reach any other valid schedule order 5 二 (办i, ,...,办丨 v!) after finite times 
of adjacent swapping. 
Proof: A feasible procedure is shown in Fig. 5.4. In this procedure, the posi-
tions of nodes in the sequence are adjusted one by one. That is, we first find node 
b\ in sequence A, move it to the first position A by a series of adjacent swapping. 
And then find node bi in sequence A and move it to the second position of se-
quence A. After the first (/—I) iterations, a\ 二 /^，二 办2, .. .，i = bi i- At 
the /th iteration, if a, 二 bi there is no need to adjust the position of ai. Otherwise, 
we move node aj to the position of sequence A by { j — z) times of swapping 
(line 5). None of them violate precedence constraints. The main reason is: since 
^ is a valid schedule order, we have at ：< a/+i ^ - On the other hand, 
since B is also a valid order, hj j 办 d ：^  卜 Note that, aj 二 bi. Thus 
Qi j ai+i ：<••• ^ a j ^ bi+i 办 |v|. In addition, set . . . i} C set 
,. •. , Z7jv|}. Consequently, a j O a j - \ , a j O aj-2, • ‘ • a j O en. • 
, a | V | ) �（办 1 , � …，办 |V|) 
1 For /• = 1 to « - 1 
2 l i a i ^ h i 
3 find 7, where a j = bi 
4 For A: 二 y — 1 to / 
5 swap Gk and a^+i in sequence A 
Figure 5.4: Swapping Procedure. 
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Accordingly, three moves are introduced to reach all possible solutions, start-
ing with an arbitrary valid initial solution. 
• Ml : Swap two adjacent nodes in both schedule order sequence and resource 
assignment sequence, provided that there is an edge between these two nodes 
in graph G. 
• M2: Swap two adjacent nodes in resource assignment sequence only. 
• M3: Change the resource assignment of a task. 
With the above moves, all possible task schedules are reachable starting from 
an arbitrary initial one. This is because, for a certain resource and task binding 
Ml essentially can visit all other valid schedule orders starting from an initial one, 
while M2 and M3 guarantee that all resource assignment sequence can be tried. 
In the following two sections, we present how to efficiently obtain MTTF^^^ in 
Eq. 5.1, i.e., the MTTF of an MPSoC design with a particular task allocation and 
schedule. 
5.4 Lifetime Reliability Computation for MPSoC Em-
bedded Systems 
The well-accepted failure mechanism models in the literature (e.g., [2]) typically 
provide the relationship between MTTF and a fixed temperature T. However, pro-
cessors' operational temperature varies significantly with different applications. 
Generally speaking, when a processor is under usage or its "neighbors" on the 
floorplan are being used, its temperature is relatively higher than otherwise. In this 
section, we introduce a novel analytical method to estimate the lifetime reliability 
of MPSoC embedded systems running periodical tasks, within which the existing 
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failure models are taken as inputs and the influence of temperature variation caused 
by task alternations is reflected. 
We use Weibull distribution to describe the wear-out effect, as suggested in 
JEP85 [1]. Since the slope parameter is shown to be nearly independent of tem-
perature [23], the reliability of a single processor at time t can be expressed as 
二 e — ( 赤 ) ( 5 . 2 ) 
where T, a{T), p represent temperature, the scale parameter, and the slope 
parameter in the Weibull distribution, respectively. Instead of assuming T as a 
fixed value, we consider the temperature variations in our analytical model for 
more accuracy. At the same time, it is important to note that the other factors that 
affect a processor's lifetime reliability are also considered in the model. That is, the 
architecture properties of processor cores are reflected on the slope parameter p, 
while the cores' various operational voltages and frequencies manifest themselves 
on a ( r ) (see Eq. (5.6)). Since temperature T varies with respect to time t, it can be 
regarded as a function of t. This allow us to eliminate the notation T from R[t, T) 
in the rest of this paper. 
In general, mean time to failure is defined as 
C O 
MTTF = j R{t)dt ( 5 . 3 ) 
b 
Considering Weibull distribution given in Eq. (5.2), this equation can be de-
duced into the formation shown below [34] 
M 7 T F ( r ) = a ( r ) r ( l + _) (5.4) 
Rearranging the equations yields the expression of the scale parameter, i.e., 
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, T � MTTFiT) 
a � = (5 .5 ) . 
Our analytical framework takes the hard error models as inputs, and hence it 
is applicable to analyze any kinds of failure mechanisms, including the combined 
failure effect shown in [95, 97]. For the sake of simplicity, we take electromi-
gration failure mechanism as an example. By substituting its lifetime model into 
Eq. (5.5), we obtain the corresponding scale parameter 
M J - U � i /进 
) n i + i ) 
where Aq is a material-related constant, J 二 厂而 x / x /?/ [31], and JCRU is the 
critical current density. 
Depending on a processor's temperature variations with respect to time, we 
obtain a subdivision of the time [0, Z]: 0 = < < h < …< t,n = t. For all Er > 0 
there exists > 0 such that, if the largest partition max/(//+i — tj) < 5, then for all 
i the difference between the highest temperature in this interval T{x) 
and the lowest one min .^<x</,,,.i T{t) is less than Et- Denote by [仏 the (z -fl)^^ 
time interval and let Atf = //+i — ti. We assume that the temperature during [//, 
is an arbitrary constant J] within the range [min/.<x</,.+i r(T),max^.<x<//+i T{i) . 
We know that the initial reliability of the processor is given by 
冲)U) = l (5.7) 
For the first interval [/o,/i), since the temperature is fixed to To, by Eq. (5.2), 
we have 
R(t) = e 口， t o < f < f i (5.8) 
At the end of this interval, the reliability is 
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. / ? ( / 「 ） 二 广 ( 而 ) （ 5 . 9 ) 
Using a quantity c to represent the aging effect in [to.ti), we express the relia-
bility in the second interval as 
则 二 e 丨 h < t < t 2 (5.10) 
At the beginning of the second interval 
(5.11) 
c can be computed by the continuity of reliability function, that is, R^t^)= 
yielding 
广 ( S H ” （5.12) 
Substituting it into Eq. (5.10)，we obtain 
⑷二 e — ( _ + ( • — 南 , t i < t < t 2 (5.13) 
More generally, the reliability function must satisfy the following continuity 
constraints: 
R{q) = R{tt). 二 1 ’ 2,…，m — 1 (5.14) 
By generalizing the above calculation steps, the lifetime reliability of a proces-
sor at time t can be written as 
及 ⑷ 二 厂 化 ) n < t < t M (5.15) 
where 
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With Eq. (5.15H5.16), we can compute MTTF by Eq. (5.3)，but we still need 
to monitor the processor's temperature, which is obviously time-consuming. 
Fortunately, since the tasks are executed periodically, the temperature variance 
with respect to time will be also periodical after it is stabilized. We hence can 
divide each period into the same subdivisions. Given each task execution period is 
divided into p time intervals, by Eq. (5.15)-(5.16), a processor's lifetime reliability 
at the end of first period is given by 
⑷ 二 厂 硕 ） (5.17) 
Similarly, a processor's reliability at the end of the rrfi^  period can be expressed 
as 
mp—\ ., 、 _C y 八Ap 
R{tm.p) = ^ - ( 卿 （5.18) 
We notice that the changes of reliability function R{t) in different periods are 
different; while i f j ^ 為 does not vary from period to period. That is, 
1 爪.•P—l A/. P j Af. 1 
[ - 為 端 i n / ^ ( 讽 ( 3 . 1 9 ) 
We therefore introduce the concept of aging effect of a processor in a period A， 
which enables us to integrate all lifetime reliability-related characteristics (includ-
ing temperature, voltage, clock frequency, etc.) of a processor and its utilization 
together in this single value. 
X 二 [ - 為 (5.20) 
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Because typically MTTF > tp, the MTTF of a single processor defined as 
Eq. (5.3) can be approximated to 
MTTF 二 f^e-('冲.tp (5.21) 
/=0 
The above is the lifetime estimation of a single processor. For an MPSoC 
platform, let us denote processor FS aging effect as AJ and its slope parameter 
as Py and assume that there is no spare processors in the system (i.e., the system 
fails if one processor fails), the MTTF of the entire system can be approximately 
expressed as 
- - U i - A j f j 
MTTFsys j -tp (5.22) 
While from the mathematical point of view the extension from the lifetime 
estimation of single processor to that of MPSoC platform is simply a production 
operation, Eq. (5.22) essentially does not lose any information about the corre-
lation between processors. To clarify, let us consider an important feature of an 
MPSoC platform as an example, that is, the execution of a processor affects the 
temperature of its neighbors. When we estimate the system lifetime, the heating 
effect of processor j caused by not only itself but also other processors is reflected 
in its Aj. Similarly, the influence of processor / s behavior on others also affect 
their aging effect parameters. These A/s, finally, bring the correlation between 
processors into the system lifetime estimation MTTF'>'\ 
5.5 Efficient MPSoC Lifetime Approximation 
It is essential to be able to quickly evaluate the cost of a solution during the sim-
ulated annealing process because this task needs to be conducted whenever we 
find a solution. Calculating MTTF- according to Eq. (5.22) directly, however, 
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is quite time-consuming, which limits our design space exploration capability. To 
tackle this problem, four speedup techniques are introduced in this section. 
5.5.1 Speedup Technique I 一 Multiple Periods 
Remind that the aging effect Aj of processor j is the same for every period. Ob-
viously, its aging effect of v periods can be expressed as Aj • v. As long as the 
condition /尸• v � M T T F is still satisfied (i.e., v is much less than the number of 
operational periods before permanent system failure), MTTFt^^i defined by the 
following equation can be a lifetime approximation. 
卿 - - X ( / . � v ) P / 
= 丨 .tp.v (5.23) 
/•二 0 
The idea behind this estimation is shown in Fig. 5.5, wherein the area inside the 
dotted curve is the system's actual MTTF while the approximated MTTF^^p^j is 
the area inside the solid rectangles. As can be easily observed, although MTTFl :^ ! 
is not the accurate mean time to failure of the system, it is an effective indicator for 
the lifetime with different task schedules, because a task schedule with relatively 
larger MTTF tends to have larger M T T F ^ x i . This technique benefits us signifi-
cantly in terms of computational time, i.e., v times faster than the case without this 
technique. 
5.5.2 Speedup Technique II - Steady Temperature 
To obtain an accurate Aj used in Eq. (5.23) is a quite time-consuming process 
because the time interval [UMi) needs to be set as a very small value. Fortu-
nately, the time for processors to reach steady temperature with task changes in 
the platform is typically much shorter than the execution time of tasks [28, 38]. 
As an example, we demonstrate the temperature variations for a sample MPSoC 
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platform containing three processors in Fig. 5.6(a), obtained from HotSpot [92], 
an efficient and accurate thermal simulator that is able to calculate transient and/or 
steady temperature of on-chip computing elements. Fig. 5.6(b) shows the corre-
sponding processors that are under usage at a particular time. From this figure, we 
can observe that the processors stay at a relatively stable temperature most of the 
time when the tasks do not change. With this observation, we propose to calculate 
Aj at a much coarser time scale based on such steady temperature within each time 
slot as shown in Fig. 5.6(b). 
5.5.3 Speedup Technique III - Temperature Pre-calculation 
Even though Aj could be calculated efficiently with the above speedup techniques, 
we have to run HotSpot temperature simulator [92] to obtain the temperature in-
formation every time the simulated annealing algorithm reaches a solution. Let us 
perform a simple calculation. Suppose the initial and end temperature of algorithm 
is 10^ and 10"^ respectively, cooling rate is 0.95, and 1000 neighbor solutions are 
1 r - ^ 1 —I 1 ‘ ‘ 
TP 
0.9 - -
0.8 - _ 
0.7-1 V “ i 
0.6 • 勺 -
f 0.5 - \ -
Q； Vl 
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0.2 - ' 'V 
0 . 1 - ‘ 
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Figure 5.5: Approximation for the System's MTTF. 
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Figure 5.6: An Example of Slot Representation and the Corresponding Tempera-
ture Variations. 
searched at the same algorithm temperature, the time-consuming HotSpot simu-
lator needs to be called 1000 x log�95 ^ ^ 3 x 1 0 ^ times, which is obviously 
unaffordable. To avoid this problem, we propose to conduct the HotSpot simula-
tion in a pre-calculation phase. 
To pre-calculate the processors' temperatures, we define a series of time slots 
for task schedules. Each one is identified by the set of busy processors and the 
power consumption of the tasks running on these processorsi ’ as shown in Fig. 5.6. 
Since the power consumptions can be different when the same task execute on 
distinct processors and when different tasks execute on the same processor, the 
number of possible time slots is huge and it is very difficult, if not impossible, to 
I j n practice, the power consumption for a task may vary with different inputs, and hence we use the average power 
consumption here, as in [95]. 
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run HotSpot once and pre-calculate the aging effect for all the cases. To tackle this 
problem, we categorize the tasks into m types (w is a user-defined value) based 
on their power consumptions when running on a processor and we assume the 
tasks belonging to the same category have the same power consumption value 
when they run on the same processor. Since every processor can be either used or 
unused in a time slot, and each processor in use has m possible power consumption 
values, there can be at most = { { l - h m f - l ) kinds of time slots in task 
schedules, where k is the quantity of processors on the platform. Here, m} means 
that when i processors are in use, each has m possible power consumption values. 
In total, there are possible combinations that /-out-of-A： processors are under-
used. The possible values of occupied processor quantity i are 1 , 2 , . . . , k. 
Denote by (1 < i \ < i <m) the event that processor i is under usage 
in a time slot, and the task running on this processor belongs to type £. Note 
that, the time slot here is independent of the length of time interval. We separate 
these two concepts based on the observation that as long as the time interval is 
not very short, its aging effect can be approximated by the steady temperature (as 
mentioned in Section 5.5.2), which is independent of the length. Each slot can be 
described by a set of denoted by X. We omit the processors in idle state in 
the representation of set X. A task schedule is composed of a list of time slots. 
A feasible way to identify the time slot in a schedule is to cut the schedule into 
a series of time intervals at the task starting or ending time points. For example, 
suppose an embedded system contains 3 processors and its tasks are classified into 
2 types, in the time order the schedule shown in Fig. 5.6(b) consists of 7 slots: 
{ x h { 4 x 仏 { 4 4 . 办 }， { X 丨， X ? } , {x仏{x^}. 
Let r,x be the steady temperature of processor j in time slot X. Because the 
steady temperature depends on power consumption of processors and floorplan, 
and all are fixed in a slot, there are exactly ((1 + m ” — 1) possible i f values for 
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processor j. Given the steady temperature of processor j in time slot X (i.e., Tf% 
we calculate the aging effect factor of processor j , denoted as Here aging 
effect factor is the aging effect in unit time, defined as 
伞义二‘ （5.24) 
For example, since X of the first slot in Fig. 5.6 is {g}，processor P\，s steady 
temperature is r/巧}. Its aging effect factor equals to Given 
the length of the first slot A/q, P] ’s aging effect in this slot is A,o/cx(r/''“）. It is 
necessary to highlight that, in any slot, not only under usage processors but also 
idle ones have aging effect. For processor Pi，we should also estimate its steady 
temperature and aging effect factor for the time slots where P] is not under usage 
(e.g., the 4th slots). The aging effect of P] in this schedule in a period can be 
computed by 
Af _ A?o 丨 A/i I Ail I A/3 
1 — 钟)。c(r/關})十 “ ( , , 4小） 
(5.25) 
I A/4 I A/5 , Atf, 
The aging effect of other processors in a period can be computed in the same 
method. 
Then, combining the speedup techniques II and III, for a task schedule we can 
compute A'j for every processor j. Replacing the accurate Aj in Eq. (5.23) with A'j 
yields 
« -^{i-A'j-vfj 
M T T F : ; I I 二 J^e ]】-tp-v (5.26) 
/二 0 
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5.5.4 Speedup Technique IV - Time Slot Quantity Control 
We notice that the number of possible time slots ((1 1) increase expo-
nentially with the increase of on-chip processor cores m. This issue can be effec-
tively resolved based on the observation that when a core is in execution, usually 
only nearby cores' temperatures are affected. Therefore, we can identify those 
neighboring processor cores based on the MPSoC's floorplan and pre-calculate 
the temperatures for a much less number of time slots. In practice, the processor 
cores on an MPSoC platform oftentimes do not crowd together (i.e., separated by 
other functional blocks), and hence can be naturally divided into a few regions and 
we conduct temperature estimation for them separately during the pre-calculation 
phase. 
5.6 Experimental Results 
5.6.1 Experimental Setup 
To evaluate the effectiveness and efficiency of the proposed methodology, we con-
duct experiments on a set of random task graphs generated by TGFF [32] running 
on various hypothetical MPSoC platforms. The number of tasks ranges from 20 to 
260，and the maximum in- and out-degree of a task is set to be the default values 
used in TGFF (i.e., 3 and 2, respectively). The number of processor cores varies 
between 2 and 8. By the speedup technique IV, a large platform that contains 6 or 
8 processors is partitioned into two domains for pre-calculation. Unless specified 
otherwise, all the speedup techniques presented in Section 5.5 are applied on the 
proposed algorithm for approximation. We have also considered the homogeneity 
of platforms. For homogeneous platforms, all processor cores have the same exe-
cution time for a certain task. For heterogeneous ones, two kinds of processor cores 
are assumed: main processors and co-processors. The former ones have relatively 
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higher processing capability than the latter ones in most cases. For all task graphs 
and platforms, we compare the proposed strategy with an existing thermal-aware 
task allocation and scheduling algorithm proposed in [111] (abbreviated in tables 
to thermal-aware). List scheduling is utilized in [111], i.e., a list of unscheduled 
tasks is maintained and the task with the highest priority is scheduled iteratively 
in a deterministic manner. To reduce the peak temperature, task energy consump-
tions are taken into consideration in [111] when calculating the priority. Once the 
task schedule is constructed, its makespan (i.e., the time interval that all periodical 
tasks need to finish their executions once) becomes known. For fair comparison, it 
is used as the reference deadline for the proposed approach. 
The simulated annealing parameters are set as follows: initial temperature 二 
100, cooling rate = 0.95, end temperature = 10—5，and the number of random 
moves at each temperature = 1000. Moreover, because of the lack of public empir-
ical data on the weight of influence of various failure mechanisms on real circuit, 
we use the electromigration failure model presented in [39] in our experiments^. 
The corresponding parameters are set as the cross-sectional area of conductor 
Ac : 6.4 X lO'^cm^, the current density J = 1.5 x lO^A/cnp- and the activation 
energy Ea = 0.48eF. Further, the power density of platforms is in the range of 
3.33 to 12.5 W I a n d the tasks are categorized into 3 groups depending on 
their power consumption. The slope parameter in Weibull distribution used for de-
scribing the processor cores' lifetime reliability in homogeneous platforms is set 
as (3 二 2. While in heterogeneous ones, the slope parameters of main processors 
and co-processors are set to 2.5 and 2，respectively. Unless otherwise specified, 
the clock frequency of the main processors in heterogeneous platforms is set to be 
twice of that of the co-processors and the one in homogeneous platforms，i.e., the 
frequency ratio i s t w o . 
2 o u r model can be applied to other failure mechanisms as well. We can also combine the effect of multiple failure 
mechanisms and derive an overall MTTF based on [95’ 97]. 
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In addition, we define a reference platform, which contains a single processor 
core with a fixed temperature 351.5K, slope parameter of Weibull distribution P == 
2, and the same clock frequency as the processor cores in homogeneous ones. 
Its MTTF is set to be 1000 units. The MTTF obtained in our experiments are 
normalized to this reference case for easier comparison. 
5.6.2 Results and Discussion 
Let us first validate the approximation techniques used for MTTF estimation. By 
using our algorithm, we obtain a set of valid task schedules (i.e., the task sched-
ules that meet the deadlines) for a homogeneous 2-processor platform. For each 
schedule, the approximated MTTF are computed using Eq. (5.26), where v is set 
to 100. Then, we derive the accurate MTTF values by monitoring the temperature 
variation using HotSpot for the same schedules, and compare them to the approxi-
mated values. As shown in Fig. 5.7, our approximation is able to reflect the quality 
of different valid schedules. That is，if a schedule has larger mean time to failure, 
it tends to have larger approximated value. Also, it is worth noting that because of 
exponentially increased CPU execution time overhead with respect to the number 
of processors in the platform, we were not able to provide accurate MTTF for 
larger platforms^. 
Next, we present experimental results obtained with various platforms and task 
graphs in Table 5.2. The detailed description of test cases are listed in Table 5.1, 
where Column 2-3 describe the task graph; Column 4-5 indicate the number of 
main processors and co-processors on the platform; Column 6 is the makespan 
obtained by thermal-aware task allocation and scheduling algorithm in [111] and 
is used as the baseline deadline of our algorithm. 
As shown in Table 5.2, in most cases the results obtained with our algorithm 
""3 The MTTF values shown in the following experiments are approximated ones. 
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Test Task Platform Deadline 
Case Description Description , . 
Index " T ^ k Edge 孤 i n PE Co-PE" ⑷ 
Tl 22 23 2 0 535 
乃 , 0 .6 4 —0— 1106 
T3 2 2 697 
—眷—-.—J—.—.-S— 
2 4 676 
131 • 2 6 984 
Table 5.1: Test Cases. 
have longer lifetime than that of thermal-aware one even if the deadlines of both 
algorithms are the same (see Column 3-4). The only exception is the “2 proces-
sors 22 task" case (Row 4). When the same deadline is assumed, we observe the 
same lifetime resulted from our algorithm and that in [111]. We attribute this phe-
nomenon to the simple MPSoC and the small task graph. That is, in this case, the 
schedules that are able to meet the deadlines are quite limited and we are not able 
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Test Themial-Aware Simulated Annealing — 
Case [111] Qo/oip足 5% 刃 ! ? 1 0 o / o ( P 兄 
Index MTTF —MTTF A (%)" MTTF A (%) MTTF 
Ti 492.47 492.47 一"0 582.30 T s ^ 582.30 18.24 
216.05 "226.87 ~ J W 247.31 14747 263.38 T T ^ 
137.44 161.33 17.38 171.20 24.56 185.59 35.03 
^ 228：87 239：91 4：82 256：73 12：17 273：28 19：40 
— 97.18 125.07 28.70 137.93" 41.93 150.00 54.35 
—227.24 235.78 3.76 250.86 10.39 265.56 16.86 
—�7———"I "88：00 
A: Difference ratio between MTTF of SA and that of thermal-aware; 
�足：Deadline relaxation; 
Table 5.2: Lifetime Reliability of Various MPSoC Platforms with Different Task 
Graphs. 
Task Thermal-Aware Simulated Annealing 
Description [111] j 足 （ ％ ) | M r i T | A (o/o) 
0 247 7 9 3 21 
# of Task: 101 Deadline: 1059^ ^ 二.二 m m 
# of Edge: 142 MTTF:240.01 
,,/.nr. , _ , ___ 0 235.78 3.76 
# of Task: 131 Deadline: \221s ^ )化糾TTTW 
# of Edge: 190 MTTF..221.24 
# of Task: 201 Deadline: 1809^ g l l l l l U ^ L 
# of Edge: 292 MTTF..20126 — ^^ 250：00 ^ 6 2 -
0 203 37 6 27 
# of Task: 251 Deadline: 2014?——^ 216 56 13 16 
# of Edge: 366 M7Ti^:191.38 ^——230 17 20 27 
Table 5.3: Lifetime Reliability of 8-Processor Homogeneous Platforms. 
to find a solution with extended MTTF. If we relax the deadline by 5% or 10%, 
the advantage of the proposed lifetime reliability-aware task scheduling algorithm 
is more obvious (see Column 5-8). Taking the last row as an example, with the 
deadline relaxation, the lifetime extension ratio increases from 38.09% to 54.64%, 
and to 76.31%. Also, we notice that our algorithm provides more benefit if the 
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Task Thermal-Aware Simulated Annealing 
Description �1111 
L � -料 ( o / o ) mTTF a (%) 
# of Task: 1 0 1 D e a d l i n e : 809. — ^ 1 2 9 . 0 4 ^ ^ 
# of Edge: 142 MTTF:91M f � ； 二 蒜 
# of Task: 131 Deadline: 984.9 ^ — — ^ ^ 二 
# of Edge: 190 MTTF'M.OO ^ — — , , , , , , , , 
: 10 155.50 76.31 
# of Task: 201 Deadline: 1416s ^ 二 f l l ' l l 
# of Edge: 292 MTTF:S521 ^ J 寻目冬 
_ 124 2 1 4 4 89 
# of Task: 251 Deadline: 1693.? . • 
# � f E d g e : 3 6 6 | M 7 T F : 8 5 . 7 3 I f � | ; 二 ⑴ 二 
Table 5.4: Lifetime Reliability of 8-Processor Heterogeneous Platforms. 
platform is a heterogenous one. For example, when we relax the deadline by 5%, 
the lifetime improvement on heterogeneous 6-processor platform is 41.93%, much 
higher than that on homogenous 6-processor platform, which is 12.17%. This is 
mainly because, for heterogeneous platforms, the thermal-aware task allocation 
and scheduling algorithm in [111] is based on list scheduling technique and tends 
to assign tasks to main processors because the main processors have better perfor-
mance. In this case it is very likely that the aging effect of the main processors 
were much serious than that of the co-processors, while our algorithm is able to 
achieve more balanced aging among these processors. 
A closer observation for 8-processor platforms is shown in Table 5.3 and Table 
5.4. For the same platform, more task graphs are scheduled on it. When we target 
a larger task graph, the lifetime improvement obtained by our algorithm tends to 
be larger. For example, if we relax the deadline constraints by 10%, the lifetime 
improvements on the homogeneous platform for a task graph with 131 tasks and 
that with 201 tasks are 16.86% and 20.62%, respectively. We attribute it to the 
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more valid solutions with larger number of tasks. However, it should be noted 
that the effectiveness of the proposed methodology also depends on many other 
factors, such as the detailed precedence dependencies. 
Fig. 5.8 shows the difference ratio between the MTTF obtained from the pro-
posed approach and [111], as a function of frequency ratio. Here, frequency ratio 
Y is an important factor that reflects platform heterogeneity, representing that the 
clock frequency of the main processors is set to be yx of that of the co-processors. 
We schedule the task graph with 131 tasks on the 8-core heterogeneous platform. 
The benefit provided by the proposed approach significantly increases as the ratio 
between main processors and co-processors grows. In other words, the proposed 
method performs better when the heterogeneity of the MPSoC system is high. For 
example, as frequency ratio increases from 1 to 4, even when no deadline relax-
ation is allowed, the lifetime extension ratio grows by a factor of 2.65. Also, the 
improvement achieved by deadline relaxation is more significant when the sys-
tem heterogeneity is high. Consider the deadline extension by 5% as an example. 
The lifetime extension ratio improvements are 7.33% and 20.47% for the same 
frequency (1 x) case and 4x case, respectively. 
We are also interested in the trade-off between performance and mean time 
to failure. The experimental results for two sample cases, a heterogeneous 8-
processor platform and a homogeneous 4-processor one, are shown in Fig. 5.9. 
We can observe that the MTTF generally increases with the relaxation of dead-
lines. This is mainly because the flexibility of selecting task schedules increases 
with respect to the deadline relaxation. We can also observe that when the deadline 
constraint is relaxed to a certain point (e.g., deadline relaxation exceeds 160% in 
Fig. 5.9(b)), MTTF starts to saturate. This is because the task schedule with the 
longest lifetime does not violate deadline constraints and has been selected as the 
solution. 
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Figure 5.9: The Extension of MTTF with the Relaxation of Deadlines. 
Finally, as for the efficiency of our algorithm, the simulated annealing process 
requests 50-200^ of CPU time on Intel(R) Core(TM)2 CPU l.UGHz for each 
case in our experiments. For example, “4 processors 49 tasks" needs 84 seconds, 
while “8 processors 101 tasks" costs 158 seconds. The CPU time spending on pre-
calculation (i.e., steady temperature estimation of time slots) ranges from 3 to 160 
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seconds. We have tried the pre-calculation for 8-processor platform without parti-
tioning the platform into two regions. As expected, it requires extremely long CPU 
time (more than 5 hours), which illuminates the need of time slot quantity control 
(speedup technique IV). We also attempted to classify the tasks into 5 groups and 
keep the platform partitioning, the pre-calculation for 8-processor platform needs 
around 12 minutes. The impact on MTTF accuracy highly depends on the floor-
plan of MPSoC platforms. In particular, when the processor cores are placed on 
the silicon die in a loose manner, we observe negligible temperature difference 
between the cases with and without time slot quantity control. In contrast, if the 
cores are centered in a small region, the temperature difference could be a few 
centigrade. 
5.7 Conclusion and Future Work 
The lifetime reliability of MPSoC designs has become a serious concern for the in-
dustry with technology scaling. To tackle this problem, different from prior work, 
we propose a simulated annealing-based task allocation and scheduling strategy 
that maximizes the lifetime of platform-based MPSoC designs under performance 
constraints. In order to efficiently estimate the lifetime reliability of various so-
lutions with acceptable accuracy, we propose an analytical model and several 
speedup techniques, by explicitly taking the aging effect of processors into ac-
count. Experimental results show that the proposed techniques significantly ex-
tend the lifetime of platform-based MPSoC designs, especially for heterogeneous 
platform with large task graphs. 
While our current solution has considered the possible processor cores' volt-
age/frequency differences and hence is applicable for designs with multiple voltage-
frequency islands, we assume they do not change at runtime. Since DVFS has been 
employed in many MPSoC platforms, we plan to take this effect into account in 
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our future work. 
• End of chapter. 
Chapter 6 
Energy-Efficient Task Allocation 
and Scheduling 
Part of content in this chapter is included in the proceedings of IEEE/A CM Design, 
Automation, and Test in Europe (DATE) 2 0 1 0 [ 4 9 ] . 
6.1 Introduction 
With the ever advancement of semiconductor technology, designers are now able 
to integrate several microprocessors, dedicated digital hardware and mixed-signal 
circuits on a single silicon die, known as MPSoC. In response to today's uncertain 
electronics market, when designing complex embedded systems, it is increasingly 
popular to employ pre-designed MPSoC platforms and map applications onto them 
to reduce design risk and achieve short time-to-market [83]. Various platforms 
with specific functionalities reflecting the need of the expected application domain 
have been developed in the industry recently, e.g., ARM PrimeXsys platform [7], 
IBM/Sony/Toshiba Cell platform [93], and NXP Nexperia platform [81]. 
When building platform-based embedded systems, one of the basic issues is 
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to conduct task allocation and scheduling for applications, in which the allocation 
of tasks is to effectively utilize the available processors while the scheduling is to 
meet various constraints (e.g., timing constraints for real-time tasks). Recently, 
minimizing energy consumption has become a critical task for embedded system 
designs, especially in battery-powered electronic products. A widely-used tech-
nique for energy reduction is dynamic voltage scaling (DVS) [58], by which we 
scale down the voltage/frequency of individual processors according to temporal 
performance requirements of applications. Various energy-efficient task alloca-
tion and scheduling techniques for DVS-enabled embedded systems have been 
presented in the literature(e.g., [9, 27]). 
Despite the significant advancement of platform-based embedded system de-
sign methodologies in recent years, only limited works have considered the life-
time reliability of the system [52, 118]. With the ever-increasing on-chip power 
and temperature densities, however, the wear-out failures (e.g., electromigration 
on the interconnects and time dependent dielectric breakdown in the gate oxides) 
have become serious concerns for the industry [16，64，95]. As shown in [78, 94], 
the failure rates for electronic products can be quite high within its warrantee pe-
riod and the main reason for such high failure rate was traced to excessive stress 
on the embedded processors. 
Existing energy-efficient task allocation and scheduling techniques target at re-
ducing the overall energy consumption of the system. The lifetime of the system, 
however, is determined by the component with the shortest service life. Conse-
quently, it is likely that the solution with the minimum energy consumption result 
in excessive stress on certain components, leading to unexpected low lifetime reli-
ability of the system. In addition, today's complex embedded systems usually do 
not stick to a single execution mode throughout their entire service lives. Instead, 
they work across a set of different interacting applications and operational modes. 
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For instance, modem smart phones not only provide communication service, but 
also work as MP3 player, video decoder, game console, and digital camera. For 
such multi-mode embedded systems [79], the above problem can be further exacer-
bated due to inter-mode resource sharing and the associated possible imbalanced 
usage of processor cores. For example, an energy-efficient processor in a hetero-
geneous MPSoC platform might be much more heavily used in every operational 
mode, thus aging much faster than other embedded processor due to the excessive 
stress on it. 
From the above, it is essential to explicitly consider lifetime reliability issue in 
energy-efficient embedded system designs. To tackle this problem, in this paper, 
we first show how to conduct energy-efficient task allocation and scheduling on 
MPSoC platforms for a single execution mode of the embedded system, under the 
consideration of the lifetime reliability constraint of the system. For multi-mode 
embedded systems, since the overall system's lifetime reliability is also related to 
the mode execution probabilities, it is not necessary to apply the same constraint to 
every execution mode. That is, we can afford to have task allocation and schedules 
for certain modes with lower reliability if such solutions reduce energy consump-
tion dramatically, and compensate the reliability loss from other execution modes. 
Based on this observation, we propose to identify a set of "good" task allocation 
and schedule solutions in terms of lifetime reliability and/or energy consumption 
for each execution mode. Then, we introduce novel methodologies to obtain an 
optimal combination of task schedules that minimizes the energy consumption of 
the entire multi-mode system, while satisfying given systemwide lifetime relia-
bility constraint. Experimental results on various hypothetic multi-mode MPSoC 
platforms show that the proposed solution is able to significantly reduce the system 
energy consumption under reliability constraint. 
The reminder of this paper is organized as follows. Section 6.2 presents pre-
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liminaries of this work and formulates the problem studied in this paper. The 
analytical models used to estimate performance, energy consumption and lifetime 
reliability of embedded systems are presented in Section 6.3. In Section 6.4，we 
present our task allocation and scheduling algorithm for single-mode MPSoC em-
bedded systems. Then, we extend it for multi-mode embedded systems in Sec-
tion 6.5. Section 6.6 presents our experimental results for hypothetical MPSoC 
platforms. Finally, Section 6.7 concludes this work. 
6.2 Preliminaries and Problem Formulation 
6.2.1 Related Work 
Recently, a major trend in embedded system designs is towards energy-efficient 
computing based on the concept of performance on demand. That is, most embed-
ded systems are characterized by a time-varying computational load and signifi-
cant energy savings can be achieved by recognizing that peak performance is not 
always required and hence the operational voltage and frequency of the processors 
can be dynamically adjusted based on instantaneous processing requirement. The 
energy-efficient task allocation and scheduling problem for MPSoCs can thus be 
formulated as: Given well-characterized task graphs representing a functional ab-
straction of the applications running on a pre-selected MPSoC platform, designers 
are to allocate tasks to different processors, schedule these tasks and assign volt-
age/frequency for processor cores in distinct operational periods to minimize the 
energy consumption of the system, under the consideration of various constraints 
(e.g., meeting deadlines for real-time tasks). 
A number of energy-efficient design methodologies have been presented in 
the literature to tackle the above problem (e.g., [9，27]). These techniques mainly 
resort to DVS and slack reclaiming to cut down the energy consumption of the em-
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bedded processors. In particular, Schmitz et al [85] proposed an energy-efficient 
co-synthesis framework for multi-mode embedded systems under the considera-
tion of mode execution probabilities, in which a single execution mode occupies 
the entire MPSoC at a time. 
At the same time, with aggressive technology scaling, the lifetime reliability of 
today's high-performance integrated circuits has also become a major concern for 
the industry [16]. The wear-out failure mechanisms that lead to permanent errors 
of IC products include electromigration on the interconnects, TDDB in the gate ox-
ides, NBTI on PMOS transistors, and thermal cycling, and they were shown to be 
highly related to the temperature and voltage applied to the circuit. Thus, existing 
thermal-aware task scheduling techniques may improve the MPSoC，s lifetime reli-
ability implicitly, by balancing different processors' temperatures or keeping them 
under a safe threshold. However, as pointed out in [52], since circuit wear-out 
failures are also dependent on many other factors (e.g., internal structure, opera-
tional frequency and voltage), without explicitly taking the lifetime reliability into 
account during task allocation and scheduling, various processor cores may still 
age differently and thus result in shorter lifetime for the MPSoC-based embedded 
system. 
Recently, the authors of [52] proposed a novel analytical model for the lifetime 
reliability of multiprocessor platforms, which, unlike prior work (e.g., [29, 95]), 
is able to capture the processors' accumulated aging effect. They have also intro-
duced a simulated annealing technique to maximize the service life of MPSoC-
based embedded systems under performance constraint. However, energy con-
sumption issues are not considered in [52] and it focused on single execution mode 
only. In practice, it is not necessary to prolong the service life of embedded sys-
tems as much as possible. Rather, energy minimization should be the primary 
optimization objective with given lifetime reliability being used as a constraint. 
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6.2.2 Problem Formulation 
Based on the above, the problem investigated in this paper is formulated as follows: 
Problem: Given 
• the floorplan of the platform-based MPSoC embedded system that consists 
of i processor cores; 
• n execution modes. Each mode i is represented by a directed acyclic task 
graph G； — (V,-,E/), wherein each node in V/ indicates a task in G/, and E,-
is the set of directed arcs that represent precedence constraints; 
• the joint probability density function^ that the system is in various modes 
fYiJ2. -'Y„i}'\，少2, • • •，_y")，where v/ represents the probability that the system 
is in execution mode i; 
• the execution time Wi,j,k of task j of mode i on processor k under maximum 
supply voltage Vdd\ 
• the power consumption F,，)’貪 of task j of mode i on processor k under maxi-
mum supply voltage Vdd\ 
• deadline djj of task j of mode i, meaning that task j in G, should be finished 
before dij； 
• target service life L and the corresponding reliability requirement ri; 
• failure mechanism parameters (e.g., activation energy Ea of electromigra-
tion) and the corresponding failure distributions; 
"""iThe mode execution probabilities can be estimated based on the methods shown 
in [85]. 
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Determine a periodical task allocation and schedule on the given MPSoC plat-
form for each execution mode such that the expected energy consumption is min-
imized, under the performance constraints that real-time tasks are finished before 
deadlines and the lifetime reliability constraint that the system reliability at the 
target usage life is no less than r|. 
Note that, for the ease of discussion, in this work, we assume each execution 
mode in a multi-mode system corresponds to one directed acyclic task graph only. 
Our proposed approach, however, could be easily extended to handle multiple task 
graphs for a single mode by constructing a hyper task graph and performing task 
scheduling on a hyper-period [65], if necessary. In addition, while there are other 
hardware resources in the MPSoC platform consuming energy and suffering from 
wear-out failures, we mainly consider processor cores in this work due to their 
heavy stress and varying operational behaviors. Our work can be easily extended to 
take other hardware components (with simpler activities) into account, if needed. 
6.3 Analytical Models 
With the above given problem formulation, this section describes the analytical 
models used in this work to calculate the performance, the energy consumption 
"59, 74] and the lifetime reliability [52] for task allocation and schedule solutions 
in DVS-enabled systems. 
6.3.1 Performance and Energy Models for DVS-Enabled Pro-
cessors 
The power dissipation of a processor core can be described by the following equa-
tion [59] 
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P = Pon 十 Pdynamic + ^leakage 
=Pan + Ceff .V】，f+( Vj^ • /—„ + 1 . / � （6.1) 
where, Pon is the inherent power cost for keeping the processor on, which can 
be assumed as a constant value [59]; Pdynamic represents the dynamic power con-
sumption, which is quadratic dependent on supply voltage Vdd and proportional 
to operating frequency / and the effective switching capacitance Cef f, Pjeakage in-
dicates the leakage power dissipation due to reverse bias junction current I j and 
subthreshold leakage current Isubn- ^bs is the body bias voltage; Ij can be approx-
imated as a constant value, as pointed out in [74]; Isubn is a voltage-dependent 
parameter, given by 
严 " " （6.2) 
where, K\ and are constant fitting parameters. 
The operational frequency of a processor core is bounded by its slowest path, 
whose delay can be expressed in terms of supply voltage V胁 threshold voltage 
Vth, and logic depth of the critical path L j [74], that is, 
T = , 丄“幻 � (6.3) 
where, k is a material-related constant. K^ is a constant related to process 
technology. As the operational frequency is inversely proportional to circuit delay, 
we have 
/二 1 (6.4) 
t 
We define the voltage scaling parameter p as a value within the range [0,1], 
where p 二 1 implies the processor is working under maximum supply voltage. 
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The scaled supply voltage is therefore pVj^. Substituting it into Eq. (6.3) and 
Eq. (6.4) yields the scaling operating frequency, i.e., 
/ ( P ) 二 (6.5) 
We also redefine the power consumption of a task (that is, Eq. (6.1)) with 
voltage scaling parameter p as 
P{9) = C价.p2Ki/./(p) + • 火 l A . P 厂 | � | .Ij + Pon (6.6) 
Note that, without voltage scaling (i.e., p = 1) the execution time of this task is 
simply w, that is, w(l) = w . By this normalization, we can express the execution 
time given voltage scaling parameter p by 
{pVdd-VthY 
Similarly, the power consumption can be also normalized by calculating the 
effective switching capacitance Q / / with 户(1)三户.The material and technology-
related parameters in this model (e.g., K]) are set according to [74] with lOnm 
technology. 
Given dj j the deadline for each task j in the task graph for execution mode 
i, the deadline of entire task graph is maxy{4j}. With Eq. (6.6)-(6.7), we divide 
the total energy consumption of all tasks in a period by the schedule deadline for 
execution mode i, yielding 
Ei = r , T . Ei period 
m a x /风 y} 
= — — S I l 乃 ’ • 州 认 a - ( P / ’ . M ) . (6.8) 
maxy|a / j | J 人. 
where, l{i j-^k) is an indicator function, representing that task j is assigned to 
processor k. If so, it equals 1; otherwise, it is 0. 
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The above model can be used to evaluate the energy consumption of task 
schedules for a single execution mode. To express the energy consumption of 
multi-mode system, we need to consider the stress weight of various execution 
modes. Given 少,the probability of mode /'s execution, we have 
E = ^yi-Ei 
i 
二 X Z 冬 〜 “ P 说 ) . • 1 {/，_/—>*} (6.9) 
6.3.2 Lifetime Reliability Model 
The calculation of the lifetime reliability for embedded processors is not an easy 
task as it depends on some time-varying parameters (e.g., temperature). Because 
of this, most prior work assumes exponential failure distribution due to its mathe-
matical tractability (e.g., [29, 95]). This assumption, however, cannot capture the 
accumulated aging effect of IC hard errors. To resolve this problem, in this work, 
we resort to the aging effect concept proposed in [52], in which general failure 
distributions (e.g., Weibull distribution with increasing failure rate [1]) are consid-
ered. This aging effect, being used to capture the stress of a task schedule on a 
processor in one period, has a nice property that it does not vary among periods. 
Because of this, we are able to obtain the system's lifetime reliability at any arbi-
trary time by collecting the aging-related parameters for one period only instead 
of the entire service life. 
Let us use A ^ to denote the aging effect of processor A: in a period. Suppose the 
system remains in mode i through its service life, we can express system reliability 
that follows Weibull distribution at the end of target service life L as 
灭厂 e x p [ - 剩 （6.10) 
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where, is the slope parameter of processor k in its Weibull failure distribu-
tion. 
To reduce computational complexity, instead of monitoring the fine-grained 
temperature variation using temperature simulator (e.g., HotSpot [92]), given the 
power consumption of a task j running on processor k in execution mode i, we 
calculate its steady temperature as follows. 
= (6.11) 
where, Q is the thermal capacitance, and T^ mb is the ambient temperature. 
The accuracy of such approximation is acceptable because the time for processor 
cores to reach steady temperature is typically much shorter than the task execution 
time [28, 52]. 
Then, we express the aging effect caused by task j on process k as the product 
of the scaled execution time w/，y’�(p/’y’左)and the aging effect in unit time 二介) 
provided temperature 众,i.e., 
Ai山k 二 Wij办i,j�k)‘ak(TO,k) (6.12) 
where, the function ak{T) is defined by existing failure models or the com-
bined effect of multiple failure mechanisms [52]. 
With the additivity of aging effect caused by various tasks (as proved in [52])， 
the aging effect of a task schedule is the summation of that caused by every task 
in a period, that is, 
It is important to note that, we also consider the aging effect in idle state (the 
second term). 
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Again，this mode is based on the assumption that the system remains in mode 
i throughout its lifetime. Therefore, we use it to estimate the task schedules for a 
single mode. With the aging effect additivity, we compute the reliability constraint 
for multi-mode system by 
— 再 錄 ( 6 . 1 4 ) 
6.4 Proposed Algorithm for Single-Mode Embedded 
Systems 
In this section, we study energy-efficient task allocation and scheduling for single-
mode embedded systems, in which we try to minimize energy consumption un-
der both performance and reliability constraints, using simulated annealing-based 
techniques. 
Generally speaking, DVS is helpful to both energy savings and reliability im-
provement, as shown in Fig. 6.1. Therefore, we propose to solve the energy-
efficient task allocation and scheduling problem in two phases. In the first phase, 
we try to obtain optimized task allocation and schedules without considering DVS; 
while in the second phase, we make use of the timing slacks to determine appro-
priate voltage scales for DVS-enabled processors to minimize energy under per-
formance and lifetime reliability constraint. 
6.4.1 Task Allocation and Scheduling 
The most straightforward representation for task allocation and schedule solutions 
is {schedule order sequence-, resource binding sequence), which can be used to 
construct task schedules directly and corresponds to unique reliability, energy con-
sumption and schedule length (also known as makespan). This simple represen-
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Figure 6.1 ： Influence of Voltage Scaling on Aging Effect. 
tation, however, leads to huge design exploration space. Let v/ be the number of 
nodes in the task graph for execution mode /•• With £ processors in the system, the 
solution exploration space is as high as (v,!. £、，。• 
Fortunately, we notice that, without considering DVS, both energy consump-
tion and lifetime reliability depend mainly on task allocation and are almost inde-
pendent of their schedule orders (see Eq. (6.8) and Eq. (6.10)). In addition, with 
known task allocation, there is a rich literature (e.g., [68, 69]) on how to con-
duct task scheduling to meet real-time task deadlines and reduce the total schedule 
length. Based on the above, we propose to represent the solutions with task allo-
cation only. For example, for a three-processor system, {P\,P2, P\, P3,户3) means 
that task 1, 2, 3，4，5 are assigned to processor 1，2, 1, 3，3, respectively. With 
this representation, the solution space in our simulated annealing process shrinks 
to The random move strategy is also quite simple with this representation, that 
is，every time we randomly pick up a task and modify its resource binding (i.e., 
assign this task to another processor core, different from the original one). 
As the simulated annealing searching procedure is guided to the solution with 
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minimum cost, we should define a cost function such that the task schedule with 
higher reliability and lower energy consumption has less cost. Also, to meet the 
performance constraint, a heavy penalty should be given to the task assignment 
that cannot meet this constraint. Denoting by ntij the earliest finish time of task j 
given resource binding of mode /, we therefore define the cost function as 
Q = Y-l{3y： m,j>d,j}+Ri><Ei (6.15) 
Here, y represents a significant large number. The first term, which equals y 
if there exists at least one task (say, task j) exceeds its deadline (i.e., mij > dij) 
while 0 otherwise, is the penalty of violating performance constraint. To deter-
mine this value, we need to estimate the schedule length, which depends on not 
only assignment but also the schedule. While we can use exhaustive search to 
obtain the minimum value and the corresponding task schedule, given the task al-
location solution, we can resort to well-studied heuristics (e.g., [69]) to acquire an 
optimized task schedule. In this work, to reduce computational complexity, we use 
the levels of tasks as the task scheduling priority, that is, every time we assign the 
unscheduled task with the highest level to a certain processor core according to the 
resource binding sequence. Here, level of a task is computed as the total execution 
time along the longest path from that task to an exit task (i.e., the task with zero 
out-degree) [69]. As for the second term, Ei indicates the energy consumption of 
the task schedule in one period, being defined in Eq. (6.8). Rj is a function of/?/ 
defined as follows so that low-互/ solutions are favored during the SA searching 
process. We need to introduce Rt rather than using Ri to represent the reliability 
because solutions with lower Ri are with less lifetime reliability and hence should 
have higher cost during the simulated annealing process. 
互,二—ini^, 二:P為‘厂 （6.16) 
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6.4.2 Voltage Assignment for DVS-Enabled Processors 
Without voltage scaling, we use Eq. (6.8) to estimate the energy consumption of 
a resource binding sequence (i.e., £/), by setting all p/，y’於 to 1. As applying lower 
voltage is usually beneficial for both energy and reliability, we apply DVS onto the 
processor cores as long as this feature is provided. In our algorithm, we first com-
pute the range of possible task execution time and the associated voltage scaling 
parameter p according to the task schedule. To be specific, if a resource binding 
sequence can meet the performance constraint, we compute the global scale pa-
rameter based on the task schedule constructed in previous step to "stretch" all 
tasks uniformly, i.e. 
m a x 脚 - O f (6.17) 
Wj 
Here, oi is the worst-case DVS overhead for the task allocation and schedule 
solution, depending on the number of voltage transitions and the corresponding 
voltage levels. 
Also, we notice that some tasks can be further elongated without affecting the 
scheduling of any other tasks. To be specific，a task can be further extended if 
it finishes before the starting time of all of its successors on task graph and the 
starting time of the next task on the same processor core. This idle duration is 
referred to as slack time, denoted as Sjj^ k- We define its local scale parameter for 
this task as 
[ ’ ’ . M . e f + ， , (6.18) 
Then, as in most cases a processor core can only work under a few voltage 
levels, we use the following procedure to determine an appropriate voltage assign-
ment. Since the task execution time is bounded by w/’/，". Of. ef 乂•力 we choose the 
voltage state with "best" energy reduction and reliability enhancement (i.e., small-
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est x P i j . k i p i j . k ) X ^^ijAPij^k) for task j on processor k). After extending 
all tasks, we reevaluate the energy consumption of the resource binding sequence 
by using Eq. (6.8). 
6.5 Proposed Algorithm for Multi-Mode Embedded 
Systems 
Since the lifetime reliability constraint is a systemwide constraint (unlike the per-
formance constraint for real-time tasks), it is not necessary to apply the same re-
liability constraint to every execution mode for multi-mode MPSoC embedded 
systems. In this section, we show how to take advantage of this flexibility to min-
imize energy consumption for multi-mode embedded systems. To be specific, we 
first generate "good" solutions in terms of reliability and/or energy for each exe-
cution mode (Section 6.5.1-6.5.3) and then we search for an optimal combination 
of them to obtain minimized energy while satisfying the systemwide lifetime reli-
ability constraint (Section 6.5.4). 
6.5.1 Feasible Solution Set 
When we loosen the lifetime reliability constraint for a single execution mode, 
there are many possible task allocation and schedule solutions. However, if one 
solution is associated with higher energy consumption and at the same time has 
lower lifetime reliability when compared to another solution, it definitely should 
not be considered for the combination of solutions of all execution modes. 
Based on the above, let us first introduce a key concept, feasible solution set, 
in our proposed methodology. Among the task allocation and schedule solutions 
for a certain task graph (denoted as setZ), there exists a subset Y that satisfies the 
following two conditions. 
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Figure 6.2: An Example of Feasible Solution Set. 
Internal stability Given two solutions u.veY, if u consumes more energy than v, 
it must result in higher lifetime reliability at the target service life, and vice versa. 
External stability For any solution w e.X\Y, there exists at least one solution 
u^Y such that u consumes less energy and have higher lifetime reliability than w. 
We refer to Y as the feasible solution set, denoted as ！F in the rest of this pa-
per. Now, our problem of task allocation and scheduling for a single execution 
mode comes down to identifying J . Fig. 6.2 shows an example, wherein several 
solutions are plotted on a two-dimensional plane as points according to their life-
time reliability and energy consumption. The feasible solution set in this case is 
= {O, D, E}. Consider a solution outside this set, say G. It implies higher en-
ergy consumption and lower lifetime reliability than solution D. Note that, solution 
O should be kept although it violates the global reliability constraint, because it is 
a possible candidate in the final combined solutions in our multi-mode systems. 
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6.5.2 Searching Procedure for a Single Mode 
The simulated annealing-based approach presented in Section 6.4 returns a single 
solution with minimum energy consumption under lifetime reliability and perfor-
mance constraint. To find a set of feasible solutions as candidates for later multi-
mode combination, we modify the simulated annealing procedure as shown in 
Fig. 6.3. 
In a typical SA-based algorithm, it is only necessary to keep the current solu-
tion during the searching procedure and the best solution explored so far, but in our 
method, every newfound solution is first checked with the cost, which is defined 
by Eq. (6.15), to determine whether it should be accepted (Line 7). If accepted and 
meeting performance constraint, depending on which feasible solution set iden-
tification strategy is chosen (detailed in Section 6.5.3)，it is either added into the 
possible solution set fp (Line 11) or identified together with original feasible so-
lution set (Line 13). Note that, if the static strategy is chosen, after this searching 
procedure all found solutions are kept in the set (P. The static identification is con-
ducted and yields the feasible solution set ！f (Line 16). In contrast, if we perform 
the dynamic identification during the searching procedure, the resulting set iP is 
essentially the feasible solution set (f (Line 18). 
6.5.3 Feasible Solution Set Identification 
With a number of recorded solutions obtained using the above procedure, this 
section is concerned with identifying the feasible solution set out of them. 
Static Strategy 
Let us start from a simple case in which all solutions have been found out and 
stored before our feasible solution set identification process (this assumption will 
be lifted later). 
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1 Build an initial solution X and initialize ！P as {X} 
2 While T � T e n d 
3 For the iteration i from 1 to I 
4 X ’ — Random_Move(X) 
5 Cold ^ Cal_Cost(X) 
6 C卿卜 Cal_Cost(X') 
7 If Qew < Cold or exp ( � � � � ) �醒 jq 
8 X — X，// accept X’ 
9 If X ' ^ "P and X’ meet performance constraint 
10 If static identification 
11 T — IndudeOP，X') 
12 Else If dynamic identification 
13 ！P — Identify(^P, X，）// see Sec. 6.5.3 
14 T ^T X Rcooling 
15 If static identification 
16 一 Identify(^P) // see Sec. 6.5.3 
17 Else If dynamic identification 
1 8 — 丄) 
Figure 6.3: Main Flow of Searching for Feasible Solution Set. 
Before presenting the proposed approach, we first introduce some definitions. 
All the found task allocation and schedule solutions are examined according to 
the lifetime reliability model and energy model in Section 6.3，and marked on a 
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two-dimensional plane whose x-axis and y-axis represent the lifetime reliability at 
the end of target service life (provided the system remains in this mode) and the 
expected energy consumption, respectively. With respect to a point, we divide the 
plane into four domains, referred as domain I, II, III, and IV. Here, the positive x-
axis and negative y-axis belong to domain//; while the negative x-axis and positive 
y-axis belong to domain IV. Fig. 6.4 illustrates a domain division respect to point 
O. We define original point as the point with the lowest energy consumption and, 
in case of ties, with the highest lifetime reliability on this plane, denoted as point 
O. 
Theorem 5 Point O corresponds to a feasible solution, and all other feasible so-
lutions only exist in its domain I. 
Proof Since solution O consumes the least energy, there is no points falling in its 
domain II or ILL Otherwise, the existence of such solutions implies lower energy 
consumption than solution O, which is impossible. For the solutions in its domain 
IV, since they are associated with higher energy consumption and lower reliability 
than O, they cannot be feasible. Also, solutions with the same energy consumption 
as that of O but lower lifetime reliability (e.g., point B and C in Fig. 6.4) are 
apparently not feasible. Therefore, all feasible solutions are in domain I of point 
O. • 
It is also worth noting that the converse of this theorem were not true, that is, 
not all points in domain I of point O are feasible solutions. 
We propose to sweep domain I with respect to point O in a counterclockwise 
manner, and check the reached points (i.e., solutions) according to the following 
theorem. A feasible solution set f is initialized as {O} before sweeping. If a 
reached solution is a feasible one, it is included into f before examining the next 
one. 
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Theorem 6 A new solution N is a feasible one if and only if it is in domain I or III 
of all elements in set 乂. 
Proof Suppose point N is feasible and it is in the domain II of another feasible 
solution X6 5 , by counterclockwise sweeping we must have come across point 
N before X and put it into 于 already. Therefore, the supposition does not hold. 
Next, we assume point N is in the domain IV of any solution X in set ！f. In this 
case, solution N costs more energy and results in lower reliability when compared 
to solution X, and hence is not a feasible solution. • 
• Systemwide 
jH Reliability Threshold 
a III �’A,丨：:、？、':力、,、:；// 
• J ' 、、 ’ 、、二 A、？、、> 
Reliability 
Figure 6.4: Domain Division with Respect to Solution O. 
Consider the example shown in Fig. 6.4. By sweeping counterclockwisely, 
we first come across point D. It is in the domain I of point O, which is the only 
element in at this moment, and therefore included into the feasible solution set. 
Next one is E. It is in domain I of point O and domain III of point D, and hence 
also included. Then, we come across point F, which is not a feasible solution since 
it falls into domain IV of point D. The final one is G. As it locates in domain IV of 
D and E, it is also not feasible. Therefore, the end result is ^ 二{O，D, E}. 
CHAPTER 6. ENERGY-EFFICIENT TASK ALLOCATION AND SCHEDULINGL 75 
Dynamic Strategy 
It is important to highlight that the above static identification strategy require to 
find all solutions and store them before the identification process, thus involving 
heavy memory overhead, especially when there are a large number of possible so-
lutions. This problem can be avoided if we can identify feasible solutions in a ran-
dom order. By doing so, feasible solution set J is updated whenever a newfound 
solution is generated, and hence we only need to maintain the current feasible so-
lution set. In the following, a dynamic identification strategy to achieve the above 
objective is presented. 
The feasible solution set 于 is initialized as empty. Every newfound solution is 
processed according to the following three rules. 
Rule 1 If the new solution is in domain I or III of ALL elements in set 乂，it should 
he included into the feasible set f . 
Rule 2 If the new solution is in domain II of ANY solution X (where Xg ！f )，we 
include the new solution into f and at the same time eliminate X from ^. 
Rule 3 If the new solution is in domain IV of ANY solution X (where Xg 义人 we 
ignore the new solution. 
Rule 1 is consistent with Theorem 2. Rule 2 holds because the new solution 
must consume less energy and have higher reliability than solution X, if it is in 
domain II of X. Hence, X should be replaced by the new solution. As for Rule 3, 
given the new solution is in domain IV of solution X, it is worse than X in terms 
of both reliability and energy saving, and hence is not feasible. Note that, it is 
impossible that a newfound solution were marked in domain II of some feasible 
set elements and domain IV of some other elements simultaneously. 
Consider the example shown in Fig. 6.4 again. Let us examine the dynamic 
identification with two random orders: C, O, E, D, F, B, A, G and A, E，F, G, 
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C, O, D, B. The procedures are shown in Fig. 6.5 and Fig. 6.6 respectively. Both 
results lead to the same feasible solution set as that obtained using static strategy 
(see Section 6.5.3). 
original 于 new solution updated J 
0 C {C} 
{C} O {O} 
{O} E {O, E} 
{O, E} D {O, E, D} 
{0，E,D} F {0，E，D} 
{0，E，D} B {0,E，D} 
{O, E，D} A {O, E, D} 
{O, E , D } G {O，E，D} 
Figure 6.5: Identification Procedure of the First Example. 
original f new solution updated ！f 
0 A {A} 
{A} E {A,E} 
{A，E} F {A, E,F} 
{A, E, F} G {A, E, F} 
{A, E , F } C {C，E，F} 
{C, E, F} O {O, E，F} 
{O, E，F} D {O, E, D} 
{0，E，D} B {O, E，D} 
Figure 6.6: Identification Procedure of the Second Example. 
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6.5.4 Multi-Mode Combination 
Given the feasible solution set for every execution mode, we show how to com-
bine them to achieve minimum energy consumption under systemwide lifetime 
reliability constraint in this subsection. 
For a fixed execution probability combination, the energy consumption has 
been defined by Eq. (6.9). Suppose the feasible solution set of mode i is com-
posed of qi elements. We denote by EF the energy consumption given the 
feasible solution : 1,…，qj) for execution mode i. In addition, we introduce a 
function 1 (£� /} , which equals to 1 if we choose the solution from the feasible 
solution set 乂/ for mode i; otherwise 0. With these notations, Eq. (6.9) can be 
rewritten as 
,y2, • •. = • E ^ f . (6.19) 
/ i 
Subject to the constraint that 
Vi: = l (6.20) 
i 
More generally, when we consider the usage information obtained from a large 
user group, we can use a joint probability density function/y,, 72, • •.，_y") 
to represent the probabilities that the system is in various execution modes. Thus, 
the optimization objective becomes to minimize the expected energy consumption 
over service life, that is, to minimize E[E{YI, . . . , where E[X] indicates the 
expectation of random variable X. 
As the performance constraints of all execution modes have been guaranteed 
in the proposed searching procedure, besides Eq. (6.20) we need to consider the 
lifetime reliability constraint only. Similar to the energy consumption issue, with 
Eq. (6.14) we compute the expected value given the fixed probabilities jf/ for exe-
cution mode i as 
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i^ Cvi，;…，凡）二 exp [ — Z O ： ' 二 化 } . I 严 ] ( 6 . 2 1 ) 
where, A^j^ represents the aging effect of task schedule £ on processor k in exe-
cution mode i. The reliability constraint comes down to keep the expected lifetime 
reliability over the execution probability distribution exceeding a threshold, i.e., 
E[7?(7i ,72r-- , i ; )]>Tl (6.22) 




v / : L ? i { � } = 1 
1{〜广0 o r l 
This optimization problem can be solved quite efficiently since the number of 
execution modes for an embedded system is typically small. 
6.6 Experimental Results 
6.6.1 Experimental Setup 
We conduct two sets of experiments with different task graphs and hypothetical 
MPSoC platforms to evaluate the proposed approach. All task graphs are gen-
emted by TGFF [32]. The power consumption of tasks on processor cores are 
randomly generated, while the range is set according to state-of-the-art technol-
ogy [116]. Although the proposed approach is applicable for the combination of 
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multiple failure mechanisms, since there is no public data on the influence weight 
of various hard errors, we use the well-studied electromigration failure model pre-
sented in [39] for our experiments. The parameters are set to cross-sectional area of 
c o n d u c t o r — 6.4 x the current density 1.5 x lO^A/cm^ and the ac-
tivation energy Ea = OASeV. The simulated annealing parameters are set to initial 
temperature 100，terminal temperature Tend = 10"^, cooling rate Rcooiing = 0.99, 
and iteration count I = 20. 
To demonstrate the effectiveness of the proposed algorithms, we compare the 
proposed multi-mode approach, the proposed single-mode approach wherein all 
execution mode needs to satisfy the given reliability constraint, and a greedy 
heuristic constructed by ourselves due to the lack of prior work on the same topic. 
In this heuristic, we first build a task schedule to shorten the schedule length and 
reduce energy consumption by using list scheduling proposed in [14], an exten-
sion of classic Highest Levels First with Estimated Times (HLFET) [3] for hetero-
geneous systems. Note that, to take both energy consumption and performance 
into account, the critical path length of task j on processor k is redefined as 
cpl'(t/,/?AO = ^PKy^Pk) —Pj,k according to the heuristics in [54]，where cv\{ij,Pk) 
is the critical path length of a task Xj scheduled on p r o c e s s o r [ 1 4 ] . We then at-
tempt to meet the reliability constraint in a greedy manner if the system reliability 
constraint is violated, that is, the processor core with the minimum lifetime relia-
bility is selected in each iteration and the task causing the highest stress is assigned 
onto another core without violating performance constraints. The moved task is 
then locked. The procedure terminates if no more moves are available or reliability 
constraint can be met. 
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6.6.2 Case Study 
We consider three task graphs as shown in Fig. 6.7 (denoted as task graph (a), 
(b), and (c) respectively hereafter) in the first experiment, each corresponding to a 
particular execution mode, and schedule them on two processor cores with failure 
distribution slope parameter p = 1.5，2, respectively. The probabilities that the 
system is in execution modes (a)-(c) are set to be 0.3, 0.3, and 0.4，respectively. By 
conducting the proposed searching procedure we obtain a set of feasible solutions 
for each mode, sorted in the order of Ri and listed in Table 6.1. Some schedules 
(e.g., solution 2-7 for task graph (a)) cannot meet the lifetime reliability constraint, 




/ m 1 2 
_ � t _ ^ ^ ^ 1 2 j ] [ 5 ] \ J ] 0 
(a) (b) (c) 
Figure 6.7: Task Graphs for an Example Multi-Mode System. 
Then, by optimization, we obtain the combination with the minimum expected 
energy consumption 16.875 meeting the lifetime reliability requirement；?/ > 36.8% 
(or e—1) at the target service life 丄二 10 years [64]. We choose solution 7，4, 5 for 
task graph (a), (b), and (c), respectively. 
We compare this result with that obtained by the baseline greedy heuristic and 
the proposed single-mode algorithms. The selected solutions are illuminated in Ta-
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丨 Jas l^ Solution I d � T H 
：Graph ^ ^ Rj (%) E! Q max{w/j} Binding 
I Label • � Sequence 
I 1 ~39A6 2 3 . 1 7 9 2 1 . 5 5 0 5 2 . 8 3 5 ( 0 ， 0 , 1 ， 0 ’ 1 ， 1 ) 
2 36.70 22.992" 22.851 46.742 “ (1,0, i T ^ X W " 
3 "34.91 22.370 23.344 (0，0, 1，1’ 1，1) 
I (a) 4 21.312 I T m 37.Q2T~ (1,0, 1,0, 1, 1) 
5 "27.92 20.503 25.939 (1, 0, 1’ 1, 1, 1) 
6 17.05 20.061 35.188 33.807 (1，1, 1,0, 1, 1) 
I 7 11.80 19.253 40：793 31.001 (1,1, 1, 1, l, !) 
I 1 " 6 5 . 0 9 1 5 . 4 3 7 6 . 5 7 4 7 1 . 7 0 2 ( 1 ， 0 ， 1 , 1 ， 1 , 0 ， 0 ) 
2 15.358 "7.986 7 8 . 0 6 ^ " (1, 1, ], 1,0, 0, 0) 
I 3 56.94 14.921 62.91"^ (1，0, 1, 1，0，0’ 0) 
I 4 " 4 7 3 ^ 14.910 10.993 (1, 0, 0, 1, 0, 0, 0) 
5 45.49 14.488 1 1 . 3 1 8 5 2 . 1 0 1 (1,0’ 1,0, 0, 0 , 0 7 
I 6 36.51 14.477 14.466 46.867" (1,0, 0, 0, 0,0, 0) 
^ i 44.05 23.036 18.726 33.275 (1, 1,0) 
2 "41.98 22.559 19.416 25.813 (0 ,1 ,0 ) 
I (c) 3 39.77~TM^T8:185 27.235 (1,0, 1) 
4 35.33 17.034" 17.575 ~^3.355 (1，0, 0) 
5 I 27.10 116.556 121.437 I 15.892 (0, 0，0) 
Rj： lifetime reliability at the end of target service life given mode /; 
Ef： energy consumption for execution mode /•; Cj： cost of task schedule; 
Table 6.1: Feasible Solution Set (End Result). 
ble 6.2. The baseline approach cannot provide a solution meeting this requirement 
because of task graph (a). On the other hand, because the single-mode method 
does not allow the reliability constraint violation of any modes, it results in sig-
nificant reliability margin. The multi-mode method, by contrast, makes full use 
of such margin, and therefore provides 14.1% energy saving when compared with 
the single-mode approach. 
6.6.3 Sensitivity Analysis 
It is interesting to analyze the impact of lifetime reliability threshold on the ef-
fectiveness of the proposed algorithm. As shown in Fig. 6.8, no solutions can be 
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Task Resource 
Approach Graph i?/(%) Ei max{m/j} Binding E[£] 
Label “ Sequence 
(a) — — — — 
Baseline (b) "^ZTT 15.008 “ 43.283 (0，0，0, 1 , 0 , 0 , 0 y " -
(c) ~4TW 22.559 25.813 — (0, 1,0) — 
(a) 23.179 52.835 _(0, 0, 1，0，1，lY" 
二 e (b) 14.488 52.101 J \ , 0 , 1,0, Q, 0,'W 19.255 
o e (c) " 3 9 ? ^ 19.889 27.235 一 (1,0, 1) — 
M • ^  (a) 11.80 19.253 “ 31.001 (1，1, 1，1，1，lY" 
二 ( b ) "4734" 14.910 57.684 (1, 0，0，1，0, 0’ 0)" 16.875 
(c) 27.10 16.556 15.892 (0，0，0) 
Table 6.2: Energy Consumption Comparison between the Single-Mode Method 
and the Multi-Mode Combination Approach. 
achieved by using the baseline method when the reliability threshold is tight (i.e., 
higher than 32%), while the proposed single-mode approach results in good so-
lutions until the reliability threshold increases to 39%. The proposed multi-mode 
approach is able to give solutions when the reliability threshold is as high as 49%. 
If the reliability threshold can be relaxed, both the energy consumptions ob-
tained by the single-mode method and multi-mode one decrease, and finally they 
converge when the threshold decreases to 11.8%. In the range 11.8—39%, the 
proposed approach always leads to better result than the single-mode one. The 
energy consumption of the baseline approach also decreases with the relaxation 
of reliability requirement, but it always results in the highest energy consumption 
among these methods. In particular, when the reliability threshold is 11.8%, the 
energy consumption obtained with the baseline method is 17.27. With the same 
energy consumption, the proposed single-mode and multi-mode approach are able 
to achieve much higher lifetime reliability 27% and 42% (see the black stars) after 
10-year service. Generally speaking, the warrantee period for electronic products 
are shorter than their designed service life, and we are interested in the failure 
rates at this time point. Suppose our system's warrantee period is 3-year, the fail-
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ure rates for these three methods are 17.9%, 15.2% and 11.7%, respectively. In 
other words, there are roughly 6.2% less failures with our proposed method when 
compared to the greedy heuristic at the end of the warrantee period. 
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Figure 6.8: Variation in Energy Consumption with Reliability Threshold. 
6.6.4 Extensive Results 
In this experiment, we consider relatively large MPSoC platform and the associ-
ated task graphs, wherein we have 5 execution modes and their task quantities are 
69, 7’ 14，3, and 29 (denoted as task graph (d)-(h) respectively), mapping onto 
a 8-core heterogeneous MPSoC. The failure distribution slope parameters (3 for 
processor cores are 2’ 4，and six 1.5, respectively. 
As shown in Fig. 6.9，only when the reliability threshold is lower than 29%, we 
can obtain solutions for all execution modes using the baseline greedy heuristic. In 
this range, both single-mode and multi-mode approaches provide up to 26.3% and 
27.8% energy reduction when compared with the greedy solutions, respectively. 
The single-mode approach is able to meet tighter reliability constraints and 
save more energy when compared to the greedy heuristic. But still, when the re-
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Figure 6.9: Comparison between Energy Consumption of Multi-Mode System un-
der Constraints. 
liability threshold is higher than 39.7%, there is no solution for some execution 
modes and hence the entire system. For instance, when threshold is 45%, no task 
schedule meeting both constraints can be found for modes (d) and (e). With the 
proposed multi-mode combination approach, however, we can obtain a solution 
for the entire multi-mode system. This is because some other modes, such as 
(g), provides sufficient reliability margin. Besides，the multi-mode approach al-
ways achieves lower energy consumption when compared with the single-mode 
approach, because it explores a larger solution space that includes the solution 
obtained by the single-mode method. 
Finally, we allocate these task graphs onto a 8-core homogeneous MPSoC plat-
form, where all processor cores have the same architecture and hence the same 
failure distribution ((3 = 1.5)，and consume the same execution time and power 
consumption on each task. In this case, the three methods obtain solutions with 
the same energy consumption when the reliability constraint is set as r| == 27.7%, 
but the proposed multi-mode approach is able to achieve higher lifetime reliabil-
ity, n = 37.3%, This is because, for each single execution mode, all task schedules 
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in the feasible solution set obtained with the proposed algorithm have the same 
lifetime reliability and energy consumption, but different resource allocation. The 
proposed multi-mode combination step tends to choose the task schedules for mul-
tiple execution modes such that all processor cores have similar wear-out stress. 
This feature, however, cannot be exploited by the other two methods. 
6.7 Conclusion 
Advancement in technology has brought with ever-increasing adverse impact on 
the lifetime reliability of embedded MPSoCs. In this work, we propose novel task 
allocation and scheduling algorithms to minimize the expected energy consump-
tion of multi-mode embedded systems under performance and lifetime reliability 
constraints. As shown in our experimental results, the proposed methodology is 
able to meet tight reliability constraints and results in significant energy savings, 
especially for heterogeneous multiprocessor system. 
• End of chapter. 
Chapter 7 
Customer-Aware Task Allocation 
and Scheduling 
The content in this chapter has been accepted for publication in the proceedings of 
ACM/IEEE Design Automation Conference (DAC) 2011 [51]. 
7.1 Introduction 
When designing complex embedded systems, it is increasingly popular to take 
a pre-designed multiprocessor system-on-a-chip (MPSoC) platform (e.g., ARM 
PrimeXsys platform [7]) and map applications onto it. A critical step in the 
platform-based embedded system design flow is the so-called task allocation and 
scheduling (TAS) process, which determines the task mappings to processing ele-
ments (PEs) and their execution sequences to meet design specifications. Among 
the various optimization objectives during the TAS process, energy consumption is 
one of the primary concerns, especially for handhold embedded systems. Based on 
the widely-used dynamic voltage frequency scaling (DVFS) techniques [58], there 
is a rich literature on energy-efficient task allocation and scheduling techniques 
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(e.g.，[61]). Meanwhile, due to the everincreasing temperature and power density 
of integrated circuits (ICs), the lifetime reliability of MPSoC products caused by 
wearout effects has also become a serious concern [16, 64，95]. To tackle this prob-
lem, some recent work (e.g., [52]) proposed to explicitly take lifetime reliability 
into consideration during the TAS process. 
Electronic products (e.g., smart phones) are seldom designed exclusively for 
one or a few specific customers. In most cases, a great volume of products are 
manufactured according to an identical design and shipped to different customers. 
The products, since bought by end users, however, start to experience different life 
stories. For instance, some users might mainly use their smart phones for making 
calls, while some others use it for music play most of the time. In other words, 
customers may have significant different usage strategies for the same system. We 
refer to this phenomenon as the usage strategy deviation of the product. 
The allocation and scheduling of tasks on embedded systems at design stage, 
albeit carefully conducted, at best can be optimized for a hypothetical common 
case. It is very likely that the obtained TAS solution is not energy-efficient or 
reliable from particular customers point of view, due to the fact that their usage 
strategy deviates significantly from the "common case". By lifting the implicit 
assumption of applying the unified task schedules on all products, a personalized 
TAS solution for each individual product can be more energy-efficient and/or reli-
able. 
Motivated by the above, we propose to design the product in such manner 
that it has the capability of extracting its own usage strategy and adjusting the 
task schedules at runtime when necessary. The customer-aware task schedules for 
multi-mode MPSoC embedded systems are constructed as follows. First, we gen-
erate an initial TAS solution for each execution mode such that the expected energy 
consumption is minimized under a given lifetime reliability constraint. Sequen-
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tially, we conduct online adjustment for each particular survival chip at regular 
interval based on its past usage strategy to guarantee its lifetime reliability and/or 
reduce its energy consumption. The performance overhead for online adjustment 
is negligible because the aging effect of IC products is typically in range of years 
and hence the adjustment interval can be set in the range of days or months. To 
have more flexibility during online adjustment, however, certain tasks may need 
to be mapped onto different types of PEs, which requires more design effort and 
storage space. This is taken into consideration in our solution as a constraint. Ex-
perimental results on hypothetical MPSoC products with various task graphs show 
that the proposed solution is able to significantly increase their lifetime reliability 
and is also helpful for energy reduction. 
The remainder of this paper is organized as follows. Section 7.2 reviews re-
lated previous work and formulates the problem investigated in this paper. Section 
7.3 presents the proposed simulated annealing (SA) based TAS technique used 
at design stage. Then, the reliability model for online adjustment and the corre-
sponding online adjustment technique are introduced in Section 7.4. Experimental 
results on hypothetical multi-mode MPSoCs are presented in Section 7.5. Finally, 
Section 7.6 concludes this work. 
7.2 Prior Work and Problem Formulation 
7.2.1 Related Work and Motivation 
Due to the ever-increasing adverse impact of relentless technology scaling on IC 
lifetime reliability, it is essential to take circuit aging effect into consideration dur-
ing the task allocation and scheduling process. [52] first addressed this problem by 
generating a unique task schedule with maximum lifetime reliability for a single-
mode embedded system. Later, the same authors extended their work in [49] for 
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multi-mode MPSoCs, considering to minimize energy consumption under a given 
lifetime reliability constraint. The problem is solved in two phases: a set of possi-
ble task schedules are generated for each execution mode, and then a multi-mode 
combination algorithm is used to select a schedule from each set for global opti-
mization. 
In the above works, TAS solutions are generated at design stage and a unified 
task schedule for each execution mode is constructed for all the products. As 
discussed earlier, in the presence of customers' usage strategy deviation, the task 
schedules can be optimized at best with respect to a usage strategy distribution 
/V(y), obtained via market research or customer survey. In other words, setting 
energy savings as the optimization objective, we can construct task schedules to 
minimize the expected energy consumption of all products and guarantee that the 
expected lifetime reliability of all products is no less than a predefined threshold. 
The resulting unified schedule, however, may not perform well from particular 
customers' point of view. 
To take an example, let us consider a simple MPSoC product with three execu-
tion modes and two processor cores. The task graphs are generated by TGFF [32] 
and demonstrated in Fig. 7.1. The usage strategy distribution is set to j^ i �iV(0.5’0,52)， 
少2 〜//(0.5,0.52)，andj^3 二 1 -少i -yi, provided all variables are in the range be-
tween 0 and 1. We apply the task schedules that minimize the expected energy 
consumption over usage strategy distribution under constraints onto a volume of 
products with the same design, obtained by using the technique proposed in [49]. 
The measurements of 10,000 sample products are plotted in Fig. 7.2. As shown in 
this figure，because of the usage strategy deviation, although the reliability thresh-
old is set to 47%, the reliability of sample products ranges from 35% to 65%. In 
particular, around half of products (the marks below red line) are not reliable as 
expected, while the remaining have too much reliability margin that can be used 
CHAPTER 7. CUSTOMER^AWARE TASK ALLOCATION AND SCHEDULINGl 88 
^ ^ A 
© © 
(a) (b) (c) 
Figure 7.1: Task Graphs in the Example. 
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Figure 7.2: Impact of Usage Strategy Deviation, 
to reduce energy. 
The above observation motivates the proposed customer-aware task allocation 
and scheduling technique in this paper. 
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7.2.2 Problem Formulation 
To achieve the objective of this work, we need to generate an initial TAS solution 
at design-stage and then conduct online adjustment after the product is deployed to 
the market. Consequently, we partition the problem into two phases and formulate 
them separately in this section. 
Problem 1 [Design Stage]: Given 
• q execution modes. A directed acyclic task graph = (T介,£勺 for mode 
k, wherein each node in T ^ = {xf : 1 < / < n^} represents a task in Q "，and 
£ 众 is the set of directed arcs which represent precedence constraints. Each 
task graph g^ has a deadline 
• The joint probability density function^ that the system is in various modes 
/V(y)，where yk represents the probability that the system is in execution 
mode k\ 
m A platform-based MPSoC embedded system that consists of a set of proces-
sors P^ == {P/ : 1 S X m}, belonging to V categories; 
• Execution time table {ctjj ： I < k < < i < < J < where c^^j 
is the execution time of task xf on processor Pj. If a task cannot be executed 
by a certain processor, the corresponding c/^jj is set to infinity; 
• Power consumption table {pk,ij : 
where 
pkj,j is the power consumption of xf on processor Pf, 
• The target service life ti and the corresponding reliability requirement r|%; 
To determine a periodical task schedule for each execution mode such that 
the expected energy consumption over all products is minimized under the per-
iThe mode execution probabilities can be estimated as in [49，85]. 
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formance constraints that all tasks are finished before deadlines and the reliability 
constraint that the expected reliability at the target service life is no less than r|%. 
With the initial task schedules generated at the design stage, for a particular 
MPSoC product, its task schedule can be online adjusted at regular intervals. The 
problem to be solved at the end of the z/^ interval is formulated as 
Problem 2 [Online Adjustment]: Given all parameters as specified in Prob-
lem 1, and 
• Interval length //； 
• Usage strategy y^ of the 广h interval for I < £ < u; 
• Task mapping flexibility constraints; 
To determine a periodical task schedule for each execution mode such that the 
energy consumption of this particular product is minimized under the performance 
and reliability requirement. It is worth to note that the lifetime reliability of the 
MPSoC products is a statistical value and the reliability constraint here is set as 
same as that in Problem 1, i.e., the percentage of products that survive until the 
target service life is no less than r\Vo. 
7.3 Proposed Design-Stage Task Allocation and Schedul-
ing 
We propose to handle Problem 1 with a simulated annealing-based algorithm. 
Since it is impossible to generate task schedules for each individual chip, the opti-
mization objective is the expected energy consumption over all the products. 
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7.3.1 Solution Representation and Moves 
An effective solution representation and the corresponding moves is very impor-
tant for any SA-based technique. To the best of our knowledge, all existing tech-
niques (e.g., [71]) do not have a 1-to-l correspondence between the representation 
and the task schedule. Consider the one proposed in [52], wherein a schedule 
is represented as {scheduling order sequence; resource assignment sequence) to-
gether with three kinds of moves. While it has been proved that all possible task 
schedules are reachable starting from an arbitrary initial valid one [52], this repre-
sentation suffers from redundancy problem. To clarify, we consider the task graph 
shown in Fig. 7.3(a). Based on the solution representation (1，2，3, 4, 5, 6; P\, 
Pi, Pi, P3, P\, P3), which means task 1 is scheduled on Pi first, following by task 
2，3, 4, 5, and 6’ on P\, P2, P3, P\, and P3 respectively, we can reconstruct the 
unique task schedule, demonstrated in Fig. 7.3(b). However, some solutions, such 
as (1，3，2, 4，5, 6; Pi, Pi, F2,户3, P\,户3) and (1，4, 3，2, 5，6; Pi, A , P2, ？3, P\, 
P3), correspond to the same schedule. In other words, some moves cannot lead to 
new schedules, which can result in significantly adverse impact on the efficiency 
of searching process. 
t: p n 
- I _ _ 4 I 
(b) Task Schedule 
(a) Task Graph 
Figure 7.3: An Example of Solution Representation. 
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This observation motivates us to propose a novel solution representation, which 
has 1-1 correspondence property between task schedules and solution representa-
‘ tions. Given a solution representation, if swapping any two tasks in a subsequence 
of the scheduling order sequence does not change the schedule, the tasks in the 
subsequence are referred to as interchangeable. In other words, swapping the or-
der of these tasks in the scheduling order sequence cannot result in a new schedule. 
In our example, given the solution (1，2，3, 4，5, 6; Pi, Pi, P2, P3, Pi, P3), tasks 
2, 3，and 4 form such a subsequence. In addition, tasks 4 and 5 form another 
one. The task allocation and scheduling for the MPSoC is therefore represented as 
{scheduling order sequence; resource assignment sequence), and the interchange-
able tasks are marked with square bracket. In addition, in case that two adjacent 
tasks in the scheduling order sequence are interchangeable, we always keep the one 
with smaller index in the front. For example, the schedule shown in Fig. 7.3(b) is 
represented as (1, [2, 3, [4]，5]，6; Px.Px^Pi,户3，•Pi,户3). Clearly, a solution repre-
sentation is regarded as a valid one if (i). the scheduling order sequence conforms 
to the partial order designated by the task graph and (ii). if two adjacent tasks are 
interchangeable, the one with smaller index is kept in the front. 
Before the definition of the moves, we need to introduce a few concepts. With 
the above representation, we define zones in the scheduling order sequence. The 
tasks in the scheduling order sequence are swept from left to right. A new zone 
appears when we reach a task that does not belong to any subsequence or we reach 
a new subsequence, and ends when we move to the next task in the first case or 
the subsequence terminates in the second case. An example is demonstrated in 
Fig. 7.4, where four zones are identified. The tasks are labeled with the zone 
indexes. Note that, in case that a task belongs to two zones, we always label it 
with the smaller index. In our example, task 4 belongs to two zones and is labeled 
as a task in zone 2. To change the scheduling order sequence, we can randomly 
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Figure 7.4: Zone Representation. 
pick up a task and refer to it as source task. Given the source task is in zone i, if 
there exists a task just precedent to zone i in the scheduling order sequence, it is 
referred to as the sink task with respect to the source. To take examples, suppose 
task 3 is selected as the source, it belongs to zone 2 and hence its sink is task 1. 
Given the source task 4，although it belongs to two zones, it is referred to as a task 
in zone 2 and therefore its sink is task 1. Similarly, the source task 5 corresponds 
to the sink task 3. 
Now we are ready to introduce the moves that guarantee the completeness of 
searching process. Two kinds of moves are defined as follows: 
• m ： Pick up a task in the scheduling order sequence as the source and insert 
it in the front of its sink, if there is no precedence constraint between the 
source and sink tasks. 
• M2: Change the resource assignment of a task. 
To move to a neighbor solution, we start with the original solution and ran-
domly apply a move defined above. Sequentially, we need to conduct a post-
processing step to identify the interchangeable subsequences. This is easily achiev-
able because two adjacent tasks in the scheduling order sequence are interchange-
able if and only if (i). there is no precedence constraint between them and (ii). 
they are assigned onto different processor cores. In addition, we move the tasks 
with small indexes forward as much as possible. The proof of completeness and 
1-1 correspondence are presented in Appendix. 
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To reconstruct the schedule with a given solution representation, we assign the 
tasks according to the scheduling order sequence iteratively. Every time the fi^ 
task in the scheduling order sequence whose index is j is picked up and its core 
assignment is identified by the / h element in the resource binding sequence. We 
simply set its starting time as the earliest available time. 
7.3.2 Cost Function 
Since the objective is to minimize the expected energy consumption under the 
performance and reliability constraints, the cost function used in our SA-based 
technique consists of three terms, each for an objective or a constraint. 
Cost = Ey[Energy] � < ri%] (7.1) 
where Ey indicates the expectation over usage strategy distribution Y, // is a sig-
nificantly large number, and the indicator function l[A] equals to 1 if events is true 
while 0 otherwise. Thus, the large cost jj. is the penalty of violating constraints. 
In case that no DVFS technique is enabled, the computation of energy con-
sumption in an execution mode A: is a trivial problem. We can simply sum up the 
energy consumption of all tasks, namely, 
n^ m 
Energy* 二 — 7]. c u j . P k ^ j (7.2) 
Thus, given the usage strategy y, the energy consumption of a system can be 
expressed as 
q nk m 
Energy = X I I X I [ �一务以力 . P k J J .yk (7-3) 
A：二 1/二 1 
Nevertheless, it is difficult to compute the expected energy consumption Ey [Energy 
according to its closed-form expression, i.e., 
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Ey[Energy] = j ... (Energy./y (y )dy (7.4) 
In this work, we propose to discretize the range ofj^yt (i.e., [0,1]) into partitions 
of w equal intervals. As a consequence, since the state space of y is ^-dimensional, 
there are u^ partitions in total. We compute the energy consumption with respect 
to a sample usage strategy with Eq. (7.3) for each partition and sequentially ap-
proximate the expected value with the weighted sum. 
Given the task schedule, the second term in Eq. (7.1) can be determined by 
comparing the finish time ef and deadline df of tasks and it is independent of 
usage strategy. 
We then move to discuss the third term. We assume the reliability function of 
a processor core follows Weibull distribution [52], where the shape parameter p 
reflects the architecture of processor core while the scale parameter 0 indicates the 
rate of suffering from aging effect and hence depends on operational temperature, 
supply voltage, and frequency. 
(7.5) 
Let be the aging rate of the processor in execution mode k [52], induced 
by the task schedule This quantity indicates the rate of a processor core suf-
fering from aging effect. With the similar argument in [46], we can express the 
expected aging rate as 
a{s) = X 叫 内 . / (7-6) 
k=] 
and approximate the reliability function as 
m f 
� = e x p ( - 身 泰 ) P " ) (7.7) 
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Similar to the expected energy consumption, R^^^iti) is a function of usage 
strategy. We therefore use the approximated value obtained by discretization for 
cost evaluation. 
7.3.3 Impact of DVFS 
For energy saving, DVFS techniques are enabled on most MPSoC designs to make 
use of the task slack time for energy consumption reduction, and lifetime reliability 
enhancement. The proposed cost function should be able to capture these impacts 
in case that DVFS is applied. We therefore present the modification on the cost 
function in this section. 
We define the voltage scaling parameter p as a value within the range [0,1], 
where p 二 1 implies the processor is working under maximum supply voltage. 
The scaled supply voltage is therefore p 厂dd. 
Without DVFS, the power dissipation of a processor core can be described by 
the following equation [59] 
P —户on + 户dynamic + 户leakage 
=Pon + Ceff. Vl^ . / + (J^ dd • /subn + I 厂bsI • /j) (7.8) 
where, Pon is the inherent power cost for keeping the processor on, which can 
be assumed as a constant value [59]; P d y n a m i c represents the dynamic power con-
sumption, which is quadratic dependent on supply voltage V^ d and proportional to 
operating frequency f and the effective switching capacitance Ceff； leakage indi-
cates the leakage power dissipation due to subthreshold leakage current Tsubn and 
reverse bias junction current Ij. Fbs is the body bias voltage, /subn is a voltage-
dependent parameter, given by 
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4ibn 二 A:ie^2�dd (7.9) 
where, K\ and K2 are constant fitting parameters. Ij can be approximated as a 
constant value, as pointed out in [74]. 
The operational frequency of a processor core is bounded by its slowest path, 
whose delay can be expressed in terms of supply voltage V d^, threshold voltage 
Vth, and logic depth of the critical path L^ [74], that is, 
( 瑪 
where, K is a material-related constant. K^ is a constant related to process 
technology. As the operational frequency is inversely proportional to circuit delay, 
we have 
F=L (7.11) 
Given the voltage scaling parameter p, substituting the scaled supply voltage 
pKdd into Eq. (7.10) and Eq. (7.11) yields the scaling operating frequency, i.e., 
/ ( P ) 二 (7.12) 
Id人3 
The power consumption of a task (that is, Eq. (7.8)) with voltage scaling pa-
rameter p is then redefined as 
p{p) 二 + P 厂dd .火1 和厂dd + I 厂bsl-/j+Pon (7.13) 
It can be also normalized by calculating the effective switching capacitance 
Ceff with the condition that /?(p)|p=i 三 p. The material and technology-related 
parameters in this model (e.g., Kx) are set according to [74] with lOnm technology. 
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Since DVFS provides benefits to both energy saving and reliability enhance-
ment，for a given task schedule we reduce its p as much as possible. To be specific, 
we extend the execution time of a task to c . � m a k e s p a n , where makespan is the 
time interval that all periodical tasks need to finish their execution once. By the 
normalization that c(p)|p::.i 三 c, the execution time with DVFS can be expressed 
as 
,.(厂dd —厂th)K … � 
咖 瓦 ) K . c (7.14) 
We combine this equation with the following one to compute p. 
c.cJk 
徐 (7.15) 
These parameters /?(p) and c(p) are substituted into the cost function presented 
in Section 7.3.2. 
7.4 Proposed Algorithm for Online Adjustment 
Given an MPSoC product, its usage strategy becomes available at run time, which 
enables us to adjust the task schedules correspondingly. Since the aging effect of 
IC product, as a general rule, is a slow process of years，there is no need of rapid-
response capability. We therefore propose to perform the task schedule adjustment 
at regular intervals and each interval can be in range of days or months. In this 
sense, the online adjustment can be regarded as a special task of the embedded 
system and executed regularly. The detailed adjustment strategy is presented in 
this section. 
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7.4.1 Reliability Requirement for Online Adjustment 
While a lifetime reliability model for MPSoC embedded system has been proposed 
in [52], but it is not readily applicable for online lifetime reliability evaluation 
because it cannot describe the design-stage reliability requirement given a certain 
product survives until time t without any information on other products. With the 
information of task schedules and usage strategy in the past u intervals, we are 
interested in the (conditional) reliability at the target service life ti for the online 
decision making. Naturally, t L > U ' //，because no adjustment is required after the 
target service life. 
Given the product has been utilized for u intervals, the estimation of the relia-
bility at time ti depends on not only the past history but also the prediction for the 
future. Since the usage strategy for the entire service life is not available during 
usage, we need to infer the future usage strategy (denoted by y) from the traced 
values. We suggest a forgetful scheme to highlight the recent usage preference: y 
is initialized as yi at the end of the first interval. Since then, at the end of interval 
i it is updated to (1 — a) • y^ + a • y, where a is a small number. In other words, y 
has the form 
y = ( l — o 0 . y " + ( l—a) .o t .y"_ i + . . . + oc"-iyi (7,16) 
In addition, we assume the new generated schedules s is always used in the rest 
of service life. Denoting by s^  the task schedules in the interval, we represent 
the reliability requirement for online adjustment as 
y , s | y i , s i ; - - - ; y . , s . ) > ti% (7.17) 
Although we conduct the u^ ^ online adjustment for the products that survive at 
time u . ti only, the above requirement is consistent with the reliability constraint 
spedfied in Problem 1. To clarify, we denote by • / / |y i ,s i ; . . . ;y",s") the 
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probability of a product surviving at time u. //. Given N products with identical 
usage strategy and task schedules where N is a sufficient large number, the quantity 
of faulty products at time w. // is given by A^ (1 — R-’ (u • //|yi，si;... ;y"，s")), as 
shown in Fig. 7.5. Thus, to meet the reliability requirement R — � t L � > r|%, the 
conditional reliability of a product at the target service life given its survival at 
time u • tj should be no less than the ratio between good chips at the target service 
life and that at the end of u intervals, i.e., 
凡 fe > 八厂 , ‘ r (7.18) 
By definition, the conditional reliability is given by 
凡 . � , 力 ) 二 穴-((•L;y，s|yi，si;…; 
^ )脾("/|yi，si;..•；;y"’s") t ) 
Substituting Eq. (7.19) into Eq. (7.18) results in the reliability requirement for 
online adjustment, namely, Eq. (7.17). 
Faulty Chips at the 
End of u Intervals 
Good Chips at the "'Nv 
End of u Intervals 
Good Chips at the 
Target Service Life 
^ ' ^ 、、 \、 I 
J、： 
Figure 7.5: Conditional Reliability. 
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7.4.2 Analytical Model 
With the above definition, we then move to the analytical modeling of the quantity 
• • ； i n the following. 
We use subscript to indicate the intervals and rewrite Eq. (7.6) as 
(7.20) 
With this equation, the reliability at the end of the first interval is given by 
i^(" |yi’si) 二 e x p ( - ( 南 ) P ) (7.21) 
By the continuity of reliability fimction, we obtain the reliability at time u . //， 
namely, 
U t 
尺(W • ,/|yi，Si;….;y„，s") 二 exp (— ( X (7.22) 
£二1 W S J 
By the similar argument, we can estimate the reliability at the target service 
life by 
K t L \ y , s | y i , s i ; - . . ; y „ s , ) - e x p ( - + ^ 蟲 ) ” （7.23) 
where, lQ(s) is the future aging rate, induced by task schedules s. 
Without redundant cores, the entire system functions if all processor cores are 
functioning. To differentiate the embedded cores, we use the subscript to represent 
the core index. For example, Rj(t) is the reliability function of core j, and ^/(s^) 
is the expected aging rate of processor Pj in the interval. The system reliability 
is therefore given by 
^ f j — y f j � fr 
/^-fe;y，s|yi，si;…;y",s") = exp( — 命 ) i ^ v . ) (7.24) 
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• 1 , J task # on 
label task# edge # out-de厂ee 
mean/std mean/std ^ 
path 
Qa 6 7 1.17/0.75 1.17/0.98 4 
(jh 7 8 — 1.14/0.69— 1.14/0.90 4 
—Qc 3 2 "067/0.58 0.67/ 1.15 2 
Qd 31 一 40 1.29/0.81 1.29/ 1.17 — 10 
- Q e 69 — 100 —1.45 /0.99 1.45 / 1.17 — 13 
- C j f 152 233 1.53 /0.79 1.53 /0.74 28 
Table 7.1: Description of Task Graphs. 
label processor cores 
type quantity 丨 P 
“ g ) V 1 , V 2 1 , 2 丨 2 , 1 . 5 
V 1 , V 2 , V'3 1 , 1 , 4 丨 2.5,2，1.5 
Table 7.2: Description of MPSoCs. 
7.4.3 Overall Flow 
We resort to the similar technique proposed in Section 7.3.1, while the differences 
stay particularly in the cost function. Since the online adjustment targets a specific 
MPSoC product, we need to calculate the energy consumption and reliability with 
respect to its usage strategy rather than the expected values over all products. In 
addition, as mentioned above, the lifetime reliability requirement depends on the 
usage strategies and task schedules in the past history and prediction for the future. 
Accordingly, Eq. (7.1) is rewritten as 
Cost 二 Ey [Energy] - f / i - I [3z,A:: e\ > d^' 
(7.25) 
CHAPTER 7. CUSTOMER^AWARE TASK ALLOCATION AND S C H E D U L I N G l 88 
label initial solution 
Ey [Energy] Cyi (%) c y (%)丨 E� [Energ"^ 
16.8221 45.5 | 16.3751 
i 16.蔽 
39.7 I 22.4243 
一 22.2991 - 32.5 67.5 | 
19.5647 45.9 ~T4.1 i 20.0546 一 
18.4024 47.4 52.6 i 18.4549 
~ ^ 9 6 1 2 — 20.9 i J A I 21.2033 
II 20.7217 15 .3 8 4 . 7 丨 2 0 . 8 4 4 3 
sample products that cannot meet reliability constraint with initial solution; 
q i t : sample products that meet reliability constraint with initial solution; 
Eqnit [Energy]: expected energy consumption of sample products that meet 
reliability constraint with initial solution; 
Table 7.3: Effectiveness of The Proposed Strategy. 
j , j online adjustment 
a e q r (%) q g (%) E^y lEnergy] Eg . [Energy] ^ ^ ^ (句 
— 1.2 9 8 i ~ 16.0905 17.6617 53.3 — 
4.1 ” 95.9 — 16.4147 18.5707 57.5 
{ga^gbj / luUf 28.3 ~~71.7 22.2263 22.5648 ^ ~ ~ 
{知，知 ~ 2 U ~ ~ 78.8 — 22.3834 22.5153 一 ^ T O ^ 
T^��,《/),&}，史1，叫 14.4 19.3790 19.8103 31.5 
{〜，知’知仍 I — 1.3 98.7— 18.4124~"“ 18.6625 46.1 — 
0 ~~iOQ 21.0301 20.9117 20.9 
|| Q IQO 20.5244 20.5135 15.3 
C^ y": sample products that cannot meet reliability constraint with online adjustment; 
C^ :^ sample products that meet reliability constraint with online adjustment; 
Eqn [Energy]: expected energy consumption of sample products that meet reliability 
constraint with online adjustment; 
Table 7.4: Effectiveness of The Proposed Strategy (Cont.). 
7.5 Experimental Results 
7.5.1 Experimental Setup 
To demonstrate the effectiveness of the proposed technique, we setup our experi-
ments as follows. The task graphs are generated by TGFF [32], whose attributes 
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are described in Table 7.1. These task graphs are scheduled on the hypothetic MP-
SoCs，whose description is shown in Table 7.2. The power consumption values 
are randomly generated while the range is set according to state-of-the-art proces-
sors (e.g., IBM PowerPC 750CL [56]). Although the proposed analytical model is 
applicable for any failure mechanisms or their combinations, because of the lack 
of public data on the relative weights of different failure mechanisms, we consider 
a widely-used electromigration model [39] in our experiments. Further, the sim-
ulated annealing parameters are set to: initial temperature 10^, end temperature 
10-3，iteration number 10^, and cooling rate 0.8. 
In addition, we assume most variables yi in the joint probability density func-
tions that used to describe the usage strategies follow truncated Gaussian distribu-
tion, as shown in Fig. 7.6. In Fig. 7.6(a), yi ~ 7V(0.5,0.5^) and72 �iV(0.5，0.52). 
The conditional domain is set to B = {0 < < 1,0 < 72 < 1,0 < + 少2 < 1} 
and V3 = 1 —y \ —y2- In Fig. 7.6(b), the probabilities of the product being in execu-
tion modes follow72 �A^(0.25,0.52) and73 �"(0.75,0.52)，^nd;；! 二 1 —-少 3 . 
In addition, we assume two usage strategies for the MPSoCs with two execution 
modes: (i). Zlf: yi ^ N{0.5,0.5^) ^ndy2 = I -y\ and(ii). 少2 ~ A^(0.25,0.52) 
and;；! = 1 —>>2，provided 0 < < 1 and 0 < >^ 2 < 1 • 
For each case of our experiments, 1,000 sample products are generated, whose 
usage strategies are independent identically distributed samples of / y (y). We use 
an acceptance/rejection method for generating truncated random variables y； in the 
usage strategy distribution fv iy) - To be specific, we first generate two independent 
random numbers ai and following uniform distribution U{0,1). With these two 
numbers, 
X] 二 \/-2 log{a\) cos(271(32) 
X2 = ^/-2log{al)sm{2na2) 
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are independent and follow N{0,1) [37]. Thus, since 不� N { 0 , 1)， t h e variable Yi, 
which is defined as a , .Xi + /"，follows N^iXi.o]). The interval length // is set to 
10%/z,. 
7.5.2 Results and Discussion 
We first evaluate the effectiveness of the proposed method, given every task can be 
allocated onto any processor core. As shown in Table 7.3 and Table 7.4，we com-
pare the solutions obtained by using the proposed design-stage and online strate-
gies. In this table, Ey [Energy] (Column 2) is the estimation value and available at 
design stage, indicating the expected value of energy consumption of all products. 
Column 3-5 are obtained by applying the initial TAS solution on sample prod-
ucts. To be specific, and C^^ (Column 3 and 4) represent the sets of sample 
products that cannot meet reliability requirements and those that can, respectively. 
The expected energy consumption over the products that meet reliability require-
ment with initial solutions is denoted by E � [ E n e r g y ] and acquired in Column 
5. Columns 6-9 are achieved by applying the online adjustment on the sample 
products. In particular, for the products that meet reliability constraints with ini-
. . . . . . .,......• 
. " : . . . . . .丨 . .： . . .........•:.... i .丨.......... 
0.6^  ^^ a^sssiflHHBi^  ^ 0.8-y 
0,4. ^ 、 
’ 0：1： ： 、 '、 ^ ^“ ‘ “ ’。.2、 、、、：： 
� 6 o > \ z 二-一 0 .6� .e � . 6 o ^ \ � Z n ^ 0 . 6 
° 0 . 2 � \ Z O 2 0.4 � . 
(a) Ui (b) till 
Figure 7.6: Description of Usage Strategies. 
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Figure 7.7: Comparison of Initial Solution and Online Adjustment in Product Mea-
surements. 
tial solution, we evaluate their average energy consumption by applying online 
adjustment and demonstrate the results in Column 8. We also report the expected 
energy consumption of the products that meet reliability requirements with online 
adjustment in Column 9. 
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online adjustment 
tasks w. const (%) Cy (%) q (%) [Energy] Ec .^. [Energ)^ ^Cm(%) 
0 ~ ~ 1 - 2 — 9 8 . 8 1 6 . 0 9 ^ ~ ~ 1 x 6 6 1 7 
1 6 . 9 8 3 . 1 “ 1 6 . 1 7 5 5 1 6 . 9 4 7 5 ^ 
5 0 2 5 . 8 7 4 . 2 “ 1 6 . 1 8 1 5 “ 1 6 . 6 9 0 2 2 8 . 7 
75 29.2 70.8 16.3702 16.7894 25.3 
Table 7.5: Effectiveness of The Proposed Strategy with Mapping Constraints. 
As shown in this table, the online adjustment significantly enhance the lifetime 
reliability of sample products. The percentage of products that meet reliability 
requirement with online adjustment is much higher than that with initial solution. 
For example, in case of { 知 ， g b , ^ i , only 45.5% chips are able to meet 
the reliability requirement that the probability of surviving until the target service 
life is no less than 40% by applying the initial solution. With online adjustment, 
by contrast, this value is improved to 98.8% (see Line 3). In average, the proposed 
online adjustment can lead to 30% more products meeting reliability requirements. 
Moreover, the energy consumption of the reliable chips with initial solution 
(i.e., the chips in set CJ^it) can be reduced by using the online adjustment. To 
take a closer observation, we plot the measurements of all sample products in 
terms of energy consumption and lifetime reliability on Fig. 7.7，for the case 
{ga, Qb, As demonstrated in this figure, with respect to the chips in 
set Cjyt the proposed online adjustment essentially trades reliability margin for 
energy reduction. As for the chips in set C ^ , we achieve reliability enhancement 
by sacrificing some energy. As a result, the expected energy consumption of the 
products that meet reliability requirements with online adjustment (Column 9) is 
higher than the design stage estimation (Column 2). 
We are also interested in the task allocation and scheduling problems within 
which some tasks must be allocated on a certain type of processor cores (i.e., task 
mapping flexibility constraints). In the experiments, we vary the percentage of 
tasks with such constraints and randomly select a set of tasks. The experimental 
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Figure 7.8: Comparison of Initial Solution and Online Adjustment in Product Mea-
surements with Mapping Constraints. 
results for the case {^a, Qh： , are depicted in Table 7.5. The characteris-
tics of corresponding initial solution are presented in Row 3 of Table 7.3. 
The benefit provided by the proposed online adjustment gradually reduces 
when more tasks have the task mapping constraints. But still we achieve some 
reliability enhancement and energy saving. Consider the case that 75% tasks have 
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mapping constraints (see the last line). The percentage of products that meet re_ 
liability requirement increases from 45.5% to 70.8%, and the improvement is as 
high as 25.3%. This is because, even if most tasks are allocated onto appointed 
core type, there still exists some flexibility induced by the cores assignment and 
scheduling order. Based on this observation, we can prepare codes for the tasks 
that significantly affect the lifetime reliability on various cores only while fix the 
core assignment of the remaining tasks. 
7.6 Conclusion 
Because of the usage strategy deviation of modem multi-mode embedded systems, 
the unified task schedules generated according to the common usage preference 
may not be reliable or energy-efficient for each individual product. In this paper, 
we propose a novel customer-aware task allocation and scheduling technique to 
tackle this problem, wherein initial schedules are generated at design stage and 
each product is optimized separately with online adjustment at regular intervals. 
We conduct exhaustive experiments on hypothetical MPSoC platforms to demon-
strate the effectiveness of the proposed method. 
7.7 Appendix 
Proof of 1-1 Correspondence 
Clearly, we can always reconstruct a unique task schedule with the given solu-
tion representation. We therefore place the primary emphasis on how to construct 
a unique solution representation with the given task schedule. 
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A feasible procedure is shown in Fig. 7.9, where we maintain a list of tasks 
with zero in-degree (denoted by £) , and the tasks are sorted in the order of their 
indexes. 
1 Initialize L 
2 Set the scheduling order sequence as empty 
3 Repeat until there is no task in L 
4 Repeat for every task in L in index order until a task is selected 
5 If the earliest available time of this task on the core indicated 
by resource binding sequence conforms to the schedule 
6 Select this task 
7 Insert this task at the end of scheduling order sequence 
8 Remove this task from task graph 
9 Update L 
Figure 7.9: Construct Representation with the Given Schedule. 
Proof of Completeness 
We first introduce a few notations before the theoretical proof. If task i must be 
finished before task j start its execution according to the task graph, the precedence 
constraint between these two tasks are denoted by i •< j. If there exists no direct 
or indirect precedence constraint, we have i O j . In particular, i � j is used to 
represent that either i -< j or i O j. 
In the following, we theoretically prove that, starting from a valid scheduling 
order A = • • • we are able to reach any other valid scheduling order 
B = {b],h2, - • • ,hn) by finite times of Mi . 
Fig. 7.10 illustrates a feasible procedure. The operation in Line 5 does not 
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violate the precedence constraint. This is because, since A is a valid schedule 
order, we have a, ^ a,十i ：^  … j ay. On the other hand, since B is also a valid 
order, bf ：< ：^ … N o t e that, aj 二 bi. Thus cij ^  ：<-"：< a j d i 办m j 
…：^ In addition, set {a/, , . . . ’ C set {bt+i，... A } . Consequently, 
oy O aj^uaj O ay—2，aj O a^ 
1 Repeat for every task in B from left to right 
2 Set current task as bi 
3 Find current task in A, denoted by a j 
4 Repeat until a j moves to /th position in A 
5 Pick up cij and apply 組 
6 Postprocess sequence A 
Figure 7.10: Solution Space Exploration. 
• End of chapter. 
Chapter 8 
Conclusion and Future Work 
8.1 Conclusion 
With the relentless scaling of semiconductor technology, the reliability issue of 
multi-core systems has become one of the major concerns for both academics and 
industry. The research community has observed a new trend that challenges the 
conventional wisdom: the expected service life of state-of-the-art IC designs be-
comes much shorter than a few years before. This thesis proposes novel analytical 
models and techniques to exhaustively explore this problem. 
We develop a comprehensive mathematical model to analyze the lifetime reli-
ability of homogeneous multi-core systems with redundant cores. Different from 
previous work, this model captures all key features of multi-core systems and it 
is applicable for arbitrary failure distributions. Three special cases and a set of 
numerical experiments are discussed in detail to show the practical applicability of 
the proposed approach. 
An efficient yet accurate simulation framework is then proposed to facilitate 
designers to make design decisions that affect system mean time to failure. In 
this framework, we first simulate the representative workload on processor-based 
214 
CHAPTER 8. CONCLUSION AND FUTURE WORK 215 
SoCs in a fine-grained manner and trace the reliability-related factors. The usage 
strategies are taken as inputs to the simulator. Sequentially, we calculate the single 
quantity "aging rate" with the traced information. By doing so, we "hide" the 
impact of reliability-related usage strategies into aging rate. We theoretically prove 
that the system lifetime reliability can be expressed as a function of aging rate, and 
that the accuracy is perfectly acceptable. Four case studies are conducted to show 
the flexibility of effectiveness of the proposed simulation framework. 
We also present three novel task allocation and scheduling techniques that ex-
plicitly take the lifetime reliability into account. Experimental results on various 
multiprocessor platforms and task graphs demonstrate the efficacy of the proposed 
approaches. 
8.2 Future Work 
Our theory and application effort now focuses on design-stage decisions and only 
touches on the online adjustment of a specific application (refer to Chapter 7). 
Even this online adjustment technique, since all feasible solutions are prepared 
at design stage and stored on-chip beforehand, has essentially limited flexibility. 
Moreover, the design-stage optimization, albeit well conducted, relies on the pre-
diction of system usage scenario, for example, the application flow characteristics. 
However, it is extremely hard for the designers to make perfect prediction before 
launching the products into commercial market. Even if the prediction accuracy is 
acceptable for a great share of products, it is very likely that each individual prod-
uct were not optimized with respect to its specific usage strategy. In this sense, it 
is promising to give processor-based SoCs the ability of self-adjustment. 
We can develop an online simulation framework as a breakthrough. To be spe-
cific, the simulation framework AgeSim introduced in this thesis can be used for 
characterizing the lifetime reliability of processor-based SoCs with various usage 
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strategies at the design stage. However, the accuracy of simulation depends on 
that of the representative workload, which can vary considerably on each particu-
lar product. For example, modem electronic products typically combines multiple 
functions in one. The users might have quite different usage preference and this 
information is available only if the products are shipped to the customers. Need-
less to say, because of design complexity it is very difficult, if not impossible, for 
the designers to optimize each product according to its users' specific usage pref-
erence. As a consequence, introducing the self-adjustment capacity onto state-of-
the-art processor-based SoCs can be a promising solution. 
In addition, various dynamic power/thermal management policies have been 
proposed in the past decades. Given the lifetime reliability constraint a set of poli-
cies are predefined before usage. Since the actual workload might be different 
from that considered at the design stage, the policies can be adjusted for energy 
consumption under the same reliability constraint. Similar to the previous exam-
ple, the adjustment can be performed only when the actual workload becomes 
available and hence must conducted at the online stage. 
Moreover, due to the imperfect manufacturing process, there is significant vari-
ation in device parameters (e.g., channel length, threshold voltage) among transis-
tors and hence the performance deviation of processor cores on the same die or 
across different dies [84]. The occurrence of such random effect on each particu-
lar chip cannot be predicted at the design stage but affects the lifetime reliability 
of the system. For instance, suppose the equal load-sharing scheme stochastically 
optimizes the system lifetime reliability, that is, the expected mean time to fail-
ure of entire product volume is maximized. But if each product is able to adjust 
its load-sharing scheme according to its specific frequency map, the lifetime re-
liability can be further improved. Hence, again, we need an automatic reliability 
management framework for this purpose. 
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• End of chapter. 
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